summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/SystemZ/SystemZISelLowering.h
Commit message (Expand)AuthorAgeFilesLines
* [SystemZ] Simplify handling of 128-bit multiply/divide instructionUlrich Weigand2017-07-051-9/+6
* [SystemZ] Remove unnecessary serialization before volatile loadsUlrich Weigand2017-06-231-6/+0
* [SystemZ] Implement getRepRegClassFor()Jonas Paulsson2017-05-101-0/+2
* DAG: Make mayBeEmittedAsTailCall parameter constMatt Arsenault2017-04-181-1/+1
* [SystemZ] Check for presence of vector support in SystemZISelLoweringJonas Paulsson2017-04-071-0/+1
* [SystemZ] Improve use of conditional instructionsUlrich Weigand2016-11-281-1/+2
* [SystemZ] Model access registers as LLVM registersUlrich Weigand2016-11-081-4/+0
* getVectorElementType().getSizeInBits() -> getScalarSizeInBits() ; NFCISanjay Patel2016-09-141-1/+1
* [LoopStrenghtReduce] Refactoring and addition of a new target cost function.Jonas Paulsson2016-08-171-0/+1
* [SystemZ] Remove AND mask of bottom 6 bits when result is used for shift/rotateElliot Colp2016-07-061-0/+1
* [SystemZ] Move misplaced SystemZ::TDC to non-memory opcode range.Marcin Koscielnicki2016-07-021-6/+6
* CodeGen: Use MachineInstr& in TargetLowering, NFCDuncan P. N. Exon Smith2016-06-301-21/+14
* [SystemZ] Split up PerformDAGCombine. [NFC]Marcin Koscielnicki2016-06-301-0/+7
* [SystemZ] Add floating-point test data class instructions.Marcin Koscielnicki2016-06-291-0/+6
* Pass DebugLoc and SDLoc by const ref.Benjamin Kramer2016-06-121-6/+6
* [SystemZ] Support LRVH and STRVH opcodesBryan Chan2016-05-161-0/+13
* [PR27599] [SystemZ] [SelectionDAG] Fix extension of atomic cmpxchg result.Marcin Koscielnicki2016-05-101-0/+4
* [SystemZ] Implement llvm.get.dynamic.area.offsetMarcin Koscielnicki2016-05-041-0/+1
* [SystemZ] Support Swift Calling ConventionBryan Chan2016-04-281-0/+4
* [SystemZ] [SSP] Add support for LOAD_STACK_GUARD.Marcin Koscielnicki2016-04-241-0/+7
* [SystemZ] Add support for llvm.thread.pointer intrinsic.Marcin Koscielnicki2016-04-201-0/+1
* [SystemZ] Support ATOMIC_FENCEUlrich Weigand2016-04-041-0/+4
* [SystemZ] Support llvm.frameaddress/llvm.returnaddress intrinsicsUlrich Weigand2016-04-041-0/+2
* [WinEH] Update exception pointer registersJoseph Tremoulet2015-11-071-0/+14
* Untabify.NAKAMURA Takumi2015-11-021-2/+2
* [SystemZ] Use load-and-test for fp compare with 0 if vector support is present.Jonas Paulsson2015-10-081-0/+4
* Untabify.NAKAMURA Takumi2015-09-221-1/+1
* [SystemZ] Support large LLVM IR struct return valuesUlrich Weigand2015-08-131-0/+4
* Re-instate the EVT parameter to getScalarShiftAmountTy() for OOT userMehdi Amini2015-07-091-1/+1
* Make isLegalAddressingMode() taking DataLayout as an argumentMehdi Amini2015-07-091-1/+1
* Make TargetLowering::getShiftAmountTy() taking DataLayout as an argumentMehdi Amini2015-07-091-1/+1
* Make TargetLowering::getPointerTy() taking DataLayout as an argumentMehdi Amini2015-07-091-2/+3
* [TargetLowering] StringRefize asm constraint getters.Benjamin Kramer2015-07-051-5/+3
* Add address space argument to isLegalAddressingModeMatt Arsenault2015-06-011-1/+2
* Change getTargetNodeName() to produce compiler warnings for missing cases, fi...Matthias Braun2015-05-071-1/+1
* [SystemZ] Add vector intrinsicsUlrich Weigand2015-05-051-0/+33
* [SystemZ] Handle sub-128 vectorsUlrich Weigand2015-05-051-0/+28
* [SystemZ] Add CodeGen support for v4f32Ulrich Weigand2015-05-051-0/+8
* [SystemZ] Add CodeGen support for v2f64Ulrich Weigand2015-05-051-0/+9
* [SystemZ] Add CodeGen support for integer vector typesUlrich Weigand2015-05-051-0/+79
* [SystemZ] Support transactional execution on zEC12Ulrich Weigand2015-04-011-0/+14
* [SystemZ] Use POPCNT instruction on z196Ulrich Weigand2015-03-311-0/+4
* [SystemZ] Provide basic TargetTransformInfo implementationUlrich Weigand2015-03-311-0/+2
* [systemz] Distinguish the 'Q', 'R', 'S', and 'T' inline assembly memory const...Daniel Sanders2015-03-171-2/+15
* Make each target map all inline assembly memory constraints to InlineAsm::Con...Daniel Sanders2015-03-161-0/+7
* getRegForInlineAsmConstraint wants to use TargetRegisterInfo forEric Christopher2015-02-261-2/+3
* [SystemZ] Support all TLS access models - CodeGen partUlrich Weigand2015-02-181-0/+8
* Reuse a bunch of cached subtargets and remove getSubtarget callsEric Christopher2015-01-311-1/+2
* Canonicalize header guards into a common format.Benjamin Kramer2014-08-131-3/+3
* Add alignment value to allowsUnalignedMemoryAccessMatt Arsenault2014-07-271-2/+3
OpenPOWER on IntegriCloud