summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/RISCV/RISCVTargetMachine.h
Commit message (Expand)AuthorAgeFilesLines
* [RISCV] Add subtargets initialized with target featureZakk Chen2019-12-171-4/+6
* [RISCV] Add RISCV-specific TargetTransformInfoSam Elliott2019-06-211-0/+2
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* [RISCV] Initial codegen support for ALU operationsAlex Bradbury2017-10-191-0/+6
* Revert "TargetMachine: Merge TargetMachine and LLVMTargetMachine"Matthias Braun2017-10-121-1/+1
* TargetMachine: Merge TargetMachine and LLVMTargetMachineMatthias Braun2017-10-121-1/+1
* Delete Default and JITDefault code modelsRafael Espindola2017-08-031-2/+2
* [RISCV] Add bare-bones RISC-V MCTargetDescAlex Bradbury2016-11-011-3/+2
* [RISCV] Add stub backendAlex Bradbury2016-11-011-0/+41
OpenPOWER on IntegriCloud