summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/RISCV/RISCVRegisterInfo.h
Commit message (Expand)AuthorAgeFilesLines
* [RISCV] Add support for -ffixed-xX flagsSimon Cook2019-10-221-0/+2
* [RISCV] Implement RISCVRegisterInfo::getPointerRegClassLuis Marques2019-08-271-0/+6
* CodeGen: Introduce a class for registersMatt Arsenault2019-06-241-1/+1
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* [RISCV] Set isReMaterializable on ADDI and LUI instructionsAlex Bradbury2018-05-171-0/+2
* [RISCV] Implement support for the BranchRelaxation passAlex Bradbury2018-01-101-0/+4
* [RISCV] Support stack frames and offsets up to 32-bitsAlex Bradbury2018-01-101-0/+8
* Fix a bunch more layering of CodeGen headers that are in TargetDavid Blaikie2017-11-171-1/+1
* [RISCV] Initial support for function callsAlex Bradbury2017-11-081-0/+3
* [RISCV] Codegen for conditional branchesAlex Bradbury2017-11-081-0/+2
* [RISCV] Initial codegen support for ALU operationsAlex Bradbury2017-10-191-0/+40
OpenPOWER on IntegriCloud