summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/RISCV/RISCVMCInstLower.cpp
Commit message (Expand)AuthorAgeFilesLines
* [RISCV] Add lowering of global TLS addressesLewis Revill2019-06-191-0/+15
* [RISCV] Lower calls through PLTLewis Revill2019-06-181-0/+3
* [RISCV] Add lowering of addressing sequences for PICLewis Revill2019-06-111-0/+3
* [RISCV] Attach VK_RISCV_CALL to symbols upon creationAlex Bradbury2019-04-011-0/+3
* [RISCV] Generate address sequences suitable for mcmodel=mediumAlex Bradbury2019-04-011-0/+6
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* [RISCV] Add codegen for RV32F floating point load/storeAlex Bradbury2018-03-201-0/+3
* [RISCV] Implement support for the BranchRelaxation passAlex Bradbury2018-01-101-4/+4
* [RISCV] Support and tests for a variety of additional LLVM IR constructsAlex Bradbury2017-11-211-0/+8
* [RISCV] Initial support for function callsAlex Bradbury2017-11-081-0/+3
* [RISCV] Codegen for conditional branchesAlex Bradbury2017-11-081-0/+4
* [RISCV] Codegen support for memory operations on global addressesAlex Bradbury2017-11-081-18/+58
* [RISCV] Initial codegen support for ALU operationsAlex Bradbury2017-10-191-0/+50
OpenPOWER on IntegriCloud