summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/RISCV/RISCV.h
Commit message (Expand)AuthorAgeFilesLines
* [RISCV GlobalISel] Adding initial GlobalISel infrastructureDaniel Sanders2019-08-201-0/+7
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* [RISCV] Support named operands for CSR instructions.Ana Pazos2018-10-041-1/+1
* [RISCV] Codegen for i8, i16, and i32 atomicrmw with RV32AAlex Bradbury2018-09-191-0/+4
* [RISCV] Add machine function pass to merge base + offsetSameer AbuAsal2018-06-271-0/+4
* [RISCV] Codegen support for memory operations on global addressesAlex Bradbury2017-11-081-3/+9
* [RISCV] Initial codegen support for ALU operationsAlex Bradbury2017-10-191-0/+31
OpenPOWER on IntegriCloud