summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/RISCV/CMakeLists.txt
Commit message (Expand)AuthorAgeFilesLines
* [RISCV GlobalISel] Adding initial GlobalISel infrastructureDaniel Sanders2019-08-201-0/+6
* [RISCV] Add RISCV-specific TargetTransformInfoSam Elliott2019-06-211-0/+1
* [RISCV] Move InstPrinter files to MCTargetDesc. NFCRichard Trieu2019-05-111-1/+0
* [RISCV] Support named operands for CSR instructions.Ana Pazos2018-10-041-0/+2
* [RISCV] Codegen for i8, i16, and i32 atomicrmw with RV32AAlex Bradbury2018-09-191-0/+1
* [RISCV] Add machine function pass to merge base + offsetSameer AbuAsal2018-06-271-0/+1
* [RISCV] Tablegen-driven Instruction Compression.Sameer AbuAsal2018-04-061-0/+1
* Sort targetgen calls in lib/Target/*/CMakeLists.Nico Weber2018-04-041-5/+5
* [RISCV] Use init_array instead of ctors for RISCV target, by defaultMandeep Singh Grang2018-03-241-0/+1
* [RISCV] Add custom CC_RISCV calling convention and improved call supportAlex Bradbury2017-12-111-1/+0
* [RISCV] Initial codegen support for ALU operationsAlex Bradbury2017-10-191-0/+11
* [RISCV] Add support for disassemblyAlex Bradbury2017-09-171-0/+3
* [RISCV] Add RISCVInstPrinter and basic MC assembler testsAlex Bradbury2017-08-151-1/+3
* [RISCV] Add basic RISCVAsmParserAlex Bradbury2017-08-081-0/+2
* [RISCV] Add bare-bones RISC-V MCTargetDescAlex Bradbury2016-11-011-0/+2
* [RISCV 4/10] Add basic RISCV{InstrFormats,InstrInfo,RegisterInfo,}.tdAlex Bradbury2016-11-011-0/+7
* [RISCV] Add stub backendAlex Bradbury2016-11-011-0/+5
OpenPOWER on IntegriCloud