Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | R600: Move AMDGPUInstrInfo from AMDGPUTargetMachine into AMDGPUSubtarget | Tom Stellard | 2014-06-13 | 1 | -2/+2 |
* | Use range for | Matt Arsenault | 2014-05-15 | 1 | -1/+1 |
* | Make consistent use of MCPhysReg instead of uint16_t throughout the tree. | Craig Topper | 2014-04-04 | 1 | -3/+3 |
* | Use llvm_unreachable instead of assert(0) | Matt Arsenault | 2013-12-10 | 1 | -1/+1 |
* | R600/SI: Lower BUILD_VECTOR to REG_SEQUENCE v2 | Tom Stellard | 2013-08-14 | 1 | -19/+13 |
* | Don't cache the instruction and register info from the TargetMachine, because | Bill Wendling | 2013-06-07 | 1 | -4/+2 |
* | R600: Consolidate sub register indices. | Tom Stellard | 2013-02-07 | 1 | -16/+16 |
* | R600: Support for indirect addressing v4 | Tom Stellard | 2013-02-06 | 1 | -0/+23 |
* | Update AMDGPURegisterInfo::eliminateFrameIndex() corresponding to r174083. | NAKAMURA Takumi | 2013-01-31 | 1 | -0/+1 |
* | Add R600 backend | Tom Stellard | 2012-12-11 | 1 | -0/+51 |