summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Mips
Commit message (Expand)AuthorAgeFilesLines
...
* Sink all InitializePasses.h includesReid Kleckner2019-11-132-2/+4
* [mips] Reduce number of nested `if` statements. NFCSimon Atanasyan2019-11-131-8/+5
* [mips] Add tests to check `jal sym+offset`. NFCSimon Atanasyan2019-11-131-2/+0
* [Mips] Add rematerialization support for ldi.fmtMirko Brkusanin2019-11-131-0/+1
* [mips] Show an error if 64-bit target triple provided with 32-bit CPUSimon Atanasyan2019-11-131-0/+4
* Use MCRegister in copyPhysRegMatt Arsenault2019-11-114-6/+6
* Reland: [TII] Use optional destination and source pair as a return value; NFCDjordje Todorovic2019-11-084-31/+21
* [mips] Write `AFL_EXT_OCTEONP` flag to the `.MIPS.abiflags` sectionSimon Atanasyan2019-11-071-1/+3
* [mips] Support `octeon+` CPU in the `.set arch=` directiveSimon Atanasyan2019-11-071-2/+3
* [mips] Implement Octeon+ `saa` and `saad` instructionsSimon Atanasyan2019-11-0710-16/+130
* [mips] Fix `getRegForInlineAsmConstraint` to do not crash on empty ConstraintSimon Atanasyan2019-11-061-4/+6
* [globalisel] Rename G_GEP to G_PTR_ADDDaniel Sanders2019-11-054-8/+8
* [mips] Remove trailing spaces. NFCSimon Atanasyan2019-11-031-4/+4
* [mips] Split long lines in the code. NFCSimon Atanasyan2019-11-0328-143/+216
* [MIPS GlobalISel] Fix -Wunused-variable in -DLLVM_ENABLE_ASSERTIONS=off build...Fangrui Song2019-11-011-0/+1
* [MIPS GlobalISel] Improve reg bank handling in MipsInstructionSelectorPetar Avramovic2019-11-011-58/+70
* Revert rG57ee0435bd47f23f3939f402914c231b4f65ca5e - [TII] Use optional destin...Simon Pilgrim2019-10-314-21/+31
* [TII] Use optional destination and source pair as a return value; NFCDjordje Todorovic2019-10-314-31/+21
* [MIPS GlobalISel] Select MSA vector generic and builtin fsqrtPetar Avramovic2019-10-252-7/+17
* [MIPS GlobalISel] Select MSA vector generic and builtin fabsPetar Avramovic2019-10-242-3/+7
* [MIPS GlobalISel] MSA vector generic and builtin fadd, fsub, fmul, fdivPetar Avramovic2019-10-242-3/+28
* [MIPS GlobalISel] MSA vector generic and builtin sdiv, srem, udiv, uremPetar Avramovic2019-10-242-6/+32
* [mips] Use `expandLoadAddress` for JAL expansionSimon Atanasyan2019-10-231-47/+9
* [mips] Implement `la` macro expansion for N32 ABISimon Atanasyan2019-10-231-1/+1
* [Mips] Use appropriate private label prefix based on Mips ABIMirko Brkusanin2019-10-233-11/+15
* [MIPS GlobalISel] Select MSA vector generic and builtin mulPetar Avramovic2019-10-233-7/+10
* [MIPS GlobalISel] Select MSA vector generic and builtin subPetar Avramovic2019-10-232-3/+16
* [MIPS GlobalISel] Select MSA vector generic and builtin addPetar Avramovic2019-10-222-2/+64
* [Alignment][NFC] TargetCallingConv::setOrigAlign and TargetLowering::getABIAl...Guillaume Chatelet2019-10-212-5/+6
* Use Align for TFL::TransientStackAlignmentGuillaume Chatelet2019-10-211-2/+2
* [Alignment][NFC] Use Align for TargetFrameLowering/SubtargetGuillaume Chatelet2019-10-175-21/+25
* [MIPS GlobalISel] Add MSA registers to fprb. Select vector load, storePetar Avramovic2019-10-154-26/+103
* [MIPS GlobalISel] Refactor MipsRegisterBankInfo [NFC]Petar Avramovic2019-10-152-153/+127
* [mips] Rely on GPR size not ABI when select instruction to load value into re...Simon Atanasyan2019-10-121-9/+5
* [mips] Fix `loadImmediate` calls when load non-address values.Simon Atanasyan2019-10-121-5/+5
* [mips] Remove unused local variables. NFCSimon Atanasyan2019-10-111-19/+11
* [mips] Store 64-bit `li.d' operand as a single 8-byte valueSimon Atanasyan2019-10-111-4/+4
* [mips] Use less instruction to load zero into FPR by li.s / li.d pseudosSimon Atanasyan2019-10-111-13/+18
* [Mips][llvm-exegesis] Add a Mips targetSimon Atanasyan2019-10-113-0/+25
* [mips] Fix loading "double" immediate into a GPR and FPRSimon Atanasyan2019-10-111-6/+14
* [Mips] Fix 374055Mirko Brkusanin2019-10-101-3/+3
* [mips] Rename local variable. NFCSimon Atanasyan2019-10-091-19/+19
* [mips] Split expandLoadImmReal into multiple methods. NFCSimon Atanasyan2019-10-091-154/+205
* [Mips] Emit proper ABI for _mcount callsMirko Brkusanin2019-10-082-0/+49
* [Mips] Always save RA when disabling frame pointer eliminationSimon Atanasyan2019-10-071-2/+5
* [Mips] Fix evaluating J-format branch targetsSimon Atanasyan2019-10-071-4/+7
* Test commitMirko Brkusanin2019-10-071-1/+1
* [mips] Push `fixup_Mips_LO16` fixup for `jialc` and `jic` instructionsSimon Atanasyan2019-10-031-2/+5
* TLI: Remove DAG argument from getRegisterByNameMatt Arsenault2019-10-012-8/+8
* [mips] Fix code indentation. NFCSimon Atanasyan2019-09-301-3/+3
OpenPOWER on IntegriCloud