summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.cpp
Commit message (Expand)AuthorAgeFilesLines
* Remove a bunch of unnecessary typecasts to 'const TargetRegisterClass *'Craig Topper2014-11-211-4/+1
* Have MachineFunction cache a pointer to the subtarget to make lookupsEric Christopher2014-08-051-2/+1
* Remove the TargetMachine forwards for TargetSubtargetInfo basedEric Christopher2014-08-041-1/+2
* Fundamentally change the MipsSubtarget replacement machinery:Eric Christopher2014-07-181-0/+1
* Make it possible for the Subtarget to change between functionEric Christopher2014-07-101-12/+12
* [C++] Use 'nullptr'. Target edition.Craig Topper2014-04-251-6/+6
* [Modules] Fix potential ODR violations by sinking the DEBUG_TYPEChandler Carruth2014-04-221-1/+2
* [mips] Some uses of isMips64()/hasMips64() are really tests for 64-bit GPR'sDaniel Sanders2014-03-271-1/+1
* Phase 2 of the great MachineRegisterInfo cleanup. This time, we're changingOwen Anderson2014-03-131-1/+1
* [Modules] Move CFG.h to the IR library as it defines graph traits overChandler Carruth2014-03-041-1/+1
* [mips] Prevent %lo relocation being used on MSA loads and stores.Daniel Sanders2014-03-031-38/+65
* Re-sort all of the includes with ./utils/sort_includes.py so thatChandler Carruth2014-01-071-1/+1
* [mips] Fix 'ran out of registers' in MIPS32 with FP64 when generating code fo...Daniel Sanders2013-11-181-0/+5
* [mips][msa] Added support for matching bclr, and bclri from normal IR (i.e. n...Daniel Sanders2013-11-121-0/+21
* [mips][msa] Added support for matching bins[lr]i.[bhwd] from normal IR (i.e. ...Daniel Sanders2013-10-301-10/+64
* [mips] Define a pseudo instruction which writes to both the lower and higherAkira Hatanaka2013-10-151-13/+0
* [mips] Rename isel nodes.Akira Hatanaka2013-10-151-1/+1
* [mips][msa] Added support for matching splati from normal IR (i.e. not intrin...Daniel Sanders2013-09-271-0/+10
* [mips][msa] Remove the VSPLAT and VSPLATD nodes in favour of matching BUILD_V...Daniel Sanders2013-09-241-0/+217
* Test commit to verify that commit access works.Zoran Jovanovic2013-09-131-1/+1
* [mips][msa] Added load/store intrinsics.Daniel Sanders2013-08-281-0/+14
* [mips][msa] Added move.vDaniel Sanders2013-08-281-0/+16
* [mips][msa] Added cfcmsa, and ctcmsaDaniel Sanders2013-08-281-0/+48
* [Mips] Support for unaligned load/store microMips instructionsJack Carter2013-08-131-0/+31
* [mips] Rename accumulator register classes and FP register operands.Akira Hatanaka2013-08-081-2/+2
* [mips] Delete register class HWRegs64.Akira Hatanaka2013-08-081-4/+2
* [mips] Rename register classes CPURegs and CPU64Regs.Akira Hatanaka2013-08-061-2/+2
* Access the TargetLoweringInfo from the TargetMachine object instead of cachin...Bill Wendling2013-06-191-1/+1
* Cache the TargetLowering info object as a pointer.Bill Wendling2013-06-061-1/+1
* Track IR ordering of SelectionDAG nodes 2/4.Andrew Trick2013-05-251-4/+4
* [mips] Split the DSP control register and define one register for each field ofAkira Hatanaka2013-05-031-2/+33
* ArrayRefize getMachineNode(). No functionality change.Michael Liao2013-04-191-2/+2
* [mips] Reapply r179420 and r179421.Akira Hatanaka2013-04-131-0/+2
* Revert r179420 and r179421.Akira Hatanaka2013-04-121-2/+0
* [mips] Instruction selection patterns for carry-setting and using addAkira Hatanaka2013-04-121-0/+2
* [mips] Custom-lower i64 MULHS and MULHU nodes. Remove the code which selectsAkira Hatanaka2013-04-111-63/+0
* This patch enables llvm to switch between compiling for mips32/mips64 Reed Kotler2013-04-091-0/+5
* [mips] Fix definitions of multiply, multiply-add/sub and divide instructions.Akira Hatanaka2013-03-301-0/+13
* [mips] Define function MipsSEDAGToDAGISel::selectAddESubE.Akira Hatanaka2013-03-141-31/+28
* [mips] Rename functions and variables to start with proper case.Akira Hatanaka2013-03-141-22/+22
* [mips] Define two subclasses of MipsDAGToDAGISel. Mips16DAGToDAGISel is forAkira Hatanaka2013-03-141-0/+463
OpenPOWER on IntegriCloud