summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp
Commit message (Expand)AuthorAgeFilesLines
* [Hexagon] Use single tailcall pseudoinst and fix checking for label jumping v...Colin LeMahieu2015-03-091-4/+27
* [Hexagon] Reapply r231699. Remove assumption that second operand is an immed...Colin LeMahieu2015-03-091-2/+2
* ArrayRefize memory operand folding. NFC.Benjamin Kramer2015-02-281-4/+3
* Fix the clang -Werror build (-Wunused-variable)David Blaikie2015-02-101-3/+0
* [Hexagon] Removing more V4 predicates since V4 is the required minimum.Colin LeMahieu2015-02-091-21/+4
* [Hexagon] Renaming A2_addi and formatting.Colin LeMahieu2015-02-051-4/+4
* [Hexagon] Adding encoding information for absolute-reg mode stores. Xfailing...Colin LeMahieu2015-02-041-6/+6
* [Hexagon] Replacing old versions of stores and loads.Colin LeMahieu2015-01-151-17/+0
* [Hexagon] Replacing old version of convert and load f64.Colin LeMahieu2015-01-141-1/+0
* [Hexagon] Removing old versions of cmph and updating references.Colin LeMahieu2015-01-141-12/+10
* [Hexagon] Removing old versions of cmpb and updating references.Colin LeMahieu2015-01-141-10/+8
* [Hexagon] Deleting versions of compare-not that don't have encoding informati...Colin LeMahieu2015-01-141-2/+2
* [Hexagon] Adding dealloc_return encoding and absolute address stores.Colin LeMahieu2015-01-061-22/+22
* [Hexagon] Adding add/sub with carry, logical shift left by immediate and memo...Colin LeMahieu2015-01-051-43/+43
* Replace several 'assert(false' with 'llvm_unreachable' or fold a condition in...Craig Topper2015-01-051-1/+1
* [Hexagon] Removing old newvalue store variants. Adding postincrement immedia...Colin LeMahieu2014-12-301-5/+5
* [Hexagon] Adding indexed store new-value variants.Colin LeMahieu2014-12-301-1/+1
* [Hexagon] Adding indexed store of immediates.Colin LeMahieu2014-12-301-9/+9
* [Hexagon] Adding indexed stores.Colin LeMahieu2014-12-301-7/+8
* [Hexagon] Adding reg-reg indexed load forms.Colin LeMahieu2014-12-301-24/+24
* [Hexagon] Adding post-increment register form stores and register-immediate f...Colin LeMahieu2014-12-291-36/+26
* [Hexagon] Replacing the remaining postincrement stores with versions that hav...Colin LeMahieu2014-12-291-6/+6
* [Hexagon] Renaming old multiclass for removal. Adding post-increment store c...Colin LeMahieu2014-12-291-2/+2
* [Hexagon] Adding remaining post-increment instruction variants. Removing unu...Colin LeMahieu2014-12-261-12/+12
* [Hexagon] Adding post-increment unsigned byte loads.Colin LeMahieu2014-12-261-3/+3
* [Hexagon] Adding post-increment signed byte loads with tests.Colin LeMahieu2014-12-261-3/+3
* [Hexagon] Adding doubleword load.Colin LeMahieu2014-12-231-10/+6
* [Hexagon] Reapplying 224775 load words.Colin LeMahieu2014-12-231-10/+6
* Reverting 224775 until mayLoad flag is addressed.Colin LeMahieu2014-12-231-6/+10
* [Hexagon] Adding word loads.Colin LeMahieu2014-12-231-10/+6
* [Hexagon] Adding signed halfword loads.Colin LeMahieu2014-12-231-8/+5
* [Hexagon] Adding unsigned halfword load.Colin LeMahieu2014-12-231-7/+4
* [Hexagon] Adding memb instruction. Fixing whitespace in test from 224730.Colin LeMahieu2014-12-221-8/+5
* [Hexagon] Adding classes and load unsigned byte instruction, updating usages.Colin LeMahieu2014-12-221-8/+5
* [Hexagon] Removing old variants of instructions and updating references.Colin LeMahieu2014-12-191-1/+1
* [Hexagon] Adding doubleregs for control registers. Renaming control register...Colin LeMahieu2014-12-191-1/+1
* [Hexagon] Adding loop0/1 sp0/1/2loop0 instructions.Colin LeMahieu2014-12-191-1/+1
* Reverting 224550, was not ready for commit.Colin LeMahieu2014-12-181-1/+1
* [Hexagon] Adding loop0/1 sp0/1/2loop0 instructions.Colin LeMahieu2014-12-181-1/+1
* [Hexagon] Adding encodings for JR class instructions. Updating complier usages.Colin LeMahieu2014-12-101-34/+34
* [Hexagon] Updating rr/ri 32/64 transfer encodings and adding tests.Colin LeMahieu2014-12-091-14/+14
* [Hexagon] Adding word combine dot-new form and replacing old combine opcode.Colin LeMahieu2014-12-091-13/+13
* [Hexagon] Updating predicate register transfers and adding tstbit to allow se...Colin LeMahieu2014-12-091-2/+2
* [Hexagon] Removing old def versions and replacing usages with versions that h...Colin LeMahieu2014-12-081-1/+1
* [Hexagon] Adding xtype doubleword comparisons. Removing unused multiclass.Colin LeMahieu2014-12-081-6/+6
* [Hexagon] Adding cmp* immediate form instructions.Colin LeMahieu2014-11-261-9/+9
* [Hexagon] Replacing cmp* instructions with ones that contain encoding bits.Colin LeMahieu2014-11-251-9/+9
* Removing unused variable.Colin LeMahieu2014-11-241-1/+0
* [Hexagon] Adding asrh instruction, removing unused multiclasses.Colin LeMahieu2014-11-241-4/+5
* [Hexagon] Adding aslh instruction.Colin LeMahieu2014-11-241-3/+5
OpenPOWER on IntegriCloud