diff options
| author | Colin LeMahieu <colinl@codeaurora.org> | 2014-12-26 19:12:11 +0000 |
|---|---|---|
| committer | Colin LeMahieu <colinl@codeaurora.org> | 2014-12-26 19:12:11 +0000 |
| commit | fe9612e09d0baef27061393aa37eee444c3fcc60 (patch) | |
| tree | bf330562e14323c9b07c75b8710866dbb1a3fc0d /llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp | |
| parent | 96976a10a3dbd09ba323832196ca2d9d6c85db66 (diff) | |
| download | bcm5719-llvm-fe9612e09d0baef27061393aa37eee444c3fcc60.tar.gz bcm5719-llvm-fe9612e09d0baef27061393aa37eee444c3fcc60.zip | |
[Hexagon] Adding post-increment unsigned byte loads.
llvm-svn: 224867
Diffstat (limited to 'llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp')
| -rw-r--r-- | llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp b/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp index 71c92a5e8b4..f74c0231104 100644 --- a/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp +++ b/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp @@ -695,7 +695,7 @@ bool HexagonInstrInfo::isPredicable(MachineInstr *MI) const { return isShiftedInt<4,1>(MI->getOperand(3).getImm()); case Hexagon::L2_loadrb_pi: - case Hexagon::POST_LDriub: + case Hexagon::L2_loadrub_pi: return isInt<4>(MI->getOperand(3).getImm()); case Hexagon::STrib_imm_V4: @@ -1367,8 +1367,8 @@ isConditionalLoad (const MachineInstr* MI) const { case Hexagon::L2_ploadrbf_pi : case Hexagon::POST_LDriuh_cPt : case Hexagon::POST_LDriuh_cNotPt : - case Hexagon::POST_LDriub_cPt : - case Hexagon::POST_LDriub_cNotPt : + case Hexagon::L2_ploadrubt_pi : + case Hexagon::L2_ploadrubf_pi : return QRI.Subtarget.hasV4TOps(); case Hexagon::LDrid_indexed_shl_cPt_V4 : case Hexagon::LDrid_indexed_shl_cNotPt_V4 : |
