summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp
Commit message (Expand)AuthorAgeFilesLines
...
* [Hexagon] Adding loop0/1 sp0/1/2loop0 instructions.Colin LeMahieu2014-12-191-1/+1
* Reverting 224550, was not ready for commit.Colin LeMahieu2014-12-181-1/+1
* [Hexagon] Adding loop0/1 sp0/1/2loop0 instructions.Colin LeMahieu2014-12-181-1/+1
* [Hexagon] Adding encodings for JR class instructions. Updating complier usages.Colin LeMahieu2014-12-101-34/+34
* [Hexagon] Updating rr/ri 32/64 transfer encodings and adding tests.Colin LeMahieu2014-12-091-14/+14
* [Hexagon] Adding word combine dot-new form and replacing old combine opcode.Colin LeMahieu2014-12-091-13/+13
* [Hexagon] Updating predicate register transfers and adding tstbit to allow se...Colin LeMahieu2014-12-091-2/+2
* [Hexagon] Removing old def versions and replacing usages with versions that h...Colin LeMahieu2014-12-081-1/+1
* [Hexagon] Adding xtype doubleword comparisons. Removing unused multiclass.Colin LeMahieu2014-12-081-6/+6
* [Hexagon] Adding cmp* immediate form instructions.Colin LeMahieu2014-11-261-9/+9
* [Hexagon] Replacing cmp* instructions with ones that contain encoding bits.Colin LeMahieu2014-11-251-9/+9
* Removing unused variable.Colin LeMahieu2014-11-241-1/+0
* [Hexagon] Adding asrh instruction, removing unused multiclasses.Colin LeMahieu2014-11-241-4/+5
* [Hexagon] Adding aslh instruction.Colin LeMahieu2014-11-241-3/+5
* [Hexagon] Adding zxth instruction.Colin LeMahieu2014-11-241-3/+5
* [Hexagon] Adding zxtb instruction.Colin LeMahieu2014-11-241-3/+5
* [Hexagon] Adding sxth instruction.Colin LeMahieu2014-11-211-3/+5
* [Hexagon] Adding sxtb instruction. Renaming some identically named classes t...Colin LeMahieu2014-11-211-3/+5
* [Hexagon] Removing SUB_rr and replacing with A2_sub.Colin LeMahieu2014-11-211-2/+4
* [Hexagon] Adding A2_xor instruction with IR selection pattern and test.Colin LeMahieu2014-11-191-2/+4
* [Hexagon] Adding A2_or instruction with IR selection pattern and test.Colin LeMahieu2014-11-191-2/+4
* [Hexagon] Adding A2_and instruction.Colin LeMahieu2014-11-181-2/+4
* [Hexagon] Converting from ADD_rr to A2_add which has encoding bits.Colin LeMahieu2014-11-181-2/+4
* Remove unused argument to CreateTargetScheduleState and changeEric Christopher2014-10-091-6/+4
* Fix undefined behavior (left shift of negative value) in Hexagon backend.Alexey Samsonov2014-08-201-3/+3
* Remove the TargetMachine forwards for TargetSubtargetInfo basedEric Christopher2014-08-041-1/+2
* Convert some assert(0) to llvm_unreachable or fold an 'if' condition into the...Craig Topper2014-06-191-4/+3
* [C++] Use 'nullptr'. Target edition.Craig Topper2014-04-251-6/+6
* [cleanup] Lift using directives, DEBUG_TYPE definitions, and even someChandler Carruth2014-04-221-4/+5
* [Modules] Make Support/Debug.h modular. This requires it to not changeChandler Carruth2014-04-211-0/+2
* Replace PROLOG_LABEL with a new CFI_INSTRUCTION.Rafael Espindola2014-03-071-1/+1
* [C++11] Replace llvm::next and llvm::prior with std::next and std::prev.Benjamin Kramer2014-03-021-1/+1
* Fix known typosAlp Toker2014-01-241-2/+2
* Correct word hyphenationsAlp Toker2013-12-051-1/+1
* [weak vtables] Remove a bunch of weak vtablesJuergen Ributzka2013-11-191-1/+3
* Revert r194865 and r194874.Alexey Samsonov2013-11-181-3/+1
* [weak vtables] Remove a bunch of weak vtablesJuergen Ributzka2013-11-151-1/+3
* DebugInfo: remove target-specific Frame Index handling for DBG_VALUE MachineI...David Blaikie2013-06-161-10/+0
* Don't cache the instruction and register info from the TargetMachine, becauseBill Wendling2013-06-071-1/+1
* Hexagon: Fix switch statements in GetDotOldOp and IsNewifyStore.Jyotsna Verma2013-05-101-0/+35
* Hexagon: Fix switch cases in HexagonVLIWPacketizer.cpp.Jyotsna Verma2013-05-101-105/+42
* Hexagon: Remove switch cases from GetDotNewPredOp and isPostIncrement functions.Jyotsna Verma2013-05-091-77/+42
* Hexagon: Use relation map for getMatchingCondBranchOpcode() and Jyotsna Verma2013-05-091-535/+5
* Hexagon: Add multiclass/encoding bits for the New-Value Jump instructions.Jyotsna Verma2013-05-061-222/+57
* Fix missing include in Hexagon code for Release+AssertsReid Kleckner2013-05-031-0/+1
* reverting r180953Jyotsna Verma2013-05-021-57/+222
* Hexagon: Add multiclass/encoding bits for the New-Value Jump instructions.Jyotsna Verma2013-05-021-222/+57
* Hexagon: Honor __builtin_expect by using branch probabilities.Jyotsna Verma2013-05-021-0/+28
* Hexagon: Use multiclass for Jump instructions.Jyotsna Verma2013-05-011-56/+92
* Hexagon: Clear isKill flag on the predicate register inJyotsna Verma2013-05-011-1/+5
OpenPOWER on IntegriCloud