summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Hexagon/HexagonEarlyIfConv.cpp
Commit message (Expand)AuthorAgeFilesLines
* Fix "pointer is null" static analyzer warnings. NFCI.Simon Pilgrim2020-01-101-0/+1
* Make more use of MachineInstr::mayLoadOrStore.Jay Foad2019-12-191-1/+1
* Hexagon - fix uninitialized variable warnings. NFCI.Simon Pilgrim2019-11-141-1/+1
* Apply llvm-prefer-register-over-unsigned from clang-tidy to LLVMDaniel Sanders2019-08-151-9/+9
* Finish moving TargetRegisterInfo::isVirtualRegister() and friends to llvm::Re...Daniel Sanders2019-08-011-3/+3
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* [MI] Change the array of `MachineMemOperand` pointers to beChandler Carruth2018-08-161-3/+1
* Rename DEBUG macro to LLVM_DEBUG.Nicola Zaghen2018-05-141-18/+22
* [DebugInfo] Examine all uses of isDebugValue() for debug instructions.Shiva Chen2018-05-091-1/+1
* Remove unused function HexagonEarlyIfConversion::replacePhiEdges. NFC.Eric Christopher2018-04-241-15/+0
* [Hexagon] Avoid early if-conversion for one sided branchesKrzysztof Parzyszek2018-03-231-12/+19
* [Hexagon] Two fixes in early if-conversionKrzysztof Parzyszek2018-03-231-9/+12
* [Hexagon] Handle *Low8 register classes in early if-conversionKrzysztof Parzyszek2018-02-201-0/+2
* MachineFunction: Return reference from getFunction(); NFCMatthias Braun2017-12-151-1/+1
* [CodeGen] Use MachineOperand::print in the MIRPrinter for MO_Register.Francis Visoiu Mistrih2017-12-071-18/+18
* [CodeGen] Unify MBB reference format in both MIR and debug outputFrancis Visoiu Mistrih2017-12-041-16/+16
* [CodeGen] Print "%vreg0" as "%0" in both MIR and debug outputFrancis Visoiu Mistrih2017-11-301-17/+17
* [CodeGen] Print register names in lowercase in both MIR and debug outputFrancis Visoiu Mistrih2017-11-281-6/+6
* [CodeGen] Rename functions PrintReg* to printReg*Francis Visoiu Mistrih2017-11-281-1/+1
* Fix a bunch more layering of CodeGen headers that are in TargetDavid Blaikie2017-11-171-1/+1
* [Hexagon] Switch to parameterized register classes for HVXKrzysztof Parzyszek2017-09-151-10/+3
* [Hexagon] Use isMetaInstruction instead of isDebugValueKrzysztof Parzyszek2017-08-101-1/+1
* [Hexagon] Ignore DBG_VALUEs when counting instructions in hexagon-early-ifKrzysztof Parzyszek2017-08-091-5/+6
* [Hexagon] Fix some Clang-tidy modernize-use-using and Include What You Use wa...Eugene Zelenko2017-07-261-24/+27
* [NFC] Move DEBUG_TYPE below includes in HexagonJakub Kuderski2017-07-131-2/+2
* Sort the remaining #include lines in include/... and lib/....Chandler Carruth2017-06-061-1/+1
* [Hexagon] Factor out some common code in HexagonEarlyIfConv.cpp, NFCKrzysztof Parzyszek2017-04-031-12/+10
* [Hexagon] Fix typo in HexagonEarlyIfCConv.cppKrzysztof Parzyszek2017-03-311-1/+1
* [Hexagon] Fix a condition in HexagonEarlyIfConv.cppKrzysztof Parzyszek2017-03-141-1/+1
* [Hexagon] Early-if-convert branches that may exit the loopKrzysztof Parzyszek2017-03-061-63/+106
* [Hexagon] Skip blocks that define vector predicate registers in early-ifKrzysztof Parzyszek2017-03-021-2/+8
* [CodeGen] Rename MachineInstrBuilder::addOperand. NFCDiana Picus2017-01-131-2/+2
* [Hexagon] Fix some Clang-tidy modernize and Include What You Use warnings; ot...Eugene Zelenko2016-12-141-50/+50
* Use MachineInstr::mop_iterator instead of MIOperands; NFCMatthias Braun2016-10-241-17/+17
* Use StringRef in Pass/PassManager APIs (NFC)Mehdi Amini2016-10-011-1/+1
* Finish renaming remaining analyzeBranch functionsMatt Arsenault2016-09-141-1/+1
* [Hexagon] Standardize "select" pseudo-instructionsKrzysztof Parzyszek2016-08-111-6/+6
* Replace MachineInstr* with MachineInstr& in TargetInstrInfo, NFCKrzysztof Parzyszek2016-08-011-1/+1
* [Hexagon] Post-increment loads/stores enhancementsKrzysztof Parzyszek2016-07-261-84/+54
* Run clang-tidy's performance-unnecessary-copy-initialization over LLVM.Benjamin Kramer2016-06-121-1/+1
* Add optimization bisect opt-in calls for Hexagon passesAndrew Kaylor2016-04-261-0/+3
* [NFC] Header cleanupMehdi Amini2016-04-181-2/+0
* WIP: CodeGen: Use MachineInstr& in MachineInstrBundle.h, NFCDuncan P. N. Exon Smith2016-02-271-5/+5
* CodeGen: TII: Take MachineInstr& in predicate API, NFCDuncan P. N. Exon Smith2016-02-231-1/+1
* Normalize MBB's successors' probabilities in several locations.Cong Hou2015-12-131-1/+2
* Hexagon: Remove implicit ilist iterator conversions, NFCDuncan P. N. Exon Smith2015-10-201-2/+1
* [Hexagon] Remove ZeroOrMore from option flagsKrzysztof Parzyszek2015-10-061-4/+3
* [Hexagon] Add an early if-conversion passKrzysztof Parzyszek2015-10-061-0/+1064
OpenPOWER on IntegriCloud