summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AVR/AVRExpandPseudoInsts.cpp
Commit message (Expand)AuthorAgeFilesLines
* [AVR] Fix codegen for rotate instructionsJim Lin2019-12-231-0/+91
* Apply llvm-prefer-register-over-unsigned from clang-tidy to LLVMDaniel Sanders2019-08-151-5/+5
* Finish moving TargetRegisterInfo::isVirtualRegister() and friends to llvm::Re...Sylvestre Ledru2019-08-031-1/+1
* [AVR] Fix codegen bug in 16-bit loadsDylan McKay2019-01-201-5/+5
* Revert "[AVR] Fix codegen bug in 16-bit loads"Dylan McKay2019-01-201-5/+5
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* [AVR] Fix codegen bug in 16-bit loadsDylan McKay2019-01-181-5/+5
* [AVR] Redefine the 'LSL' instruction as an alias of 'ADD'Dylan McKay2018-09-011-2/+4
* [AVR] Define the ROL instruction as an alias of ADCDylan McKay2018-09-011-3/+4
* [MI] Change the array of `MachineMemOperand` pointers to beChandler Carruth2018-08-161-26/+26
* Fix a bunch more layering of CodeGen headers that are in TargetDavid Blaikie2017-11-171-1/+1
* [AVR] Implement LPMWRdZ pseudo-instruction's expansion.Dylan McKay2017-10-041-1/+44
* [AVR] Elaborate LDWRdPtr into `ld r, X++; ld r+1, X`Dylan McKay2017-10-041-4/+4
* [AVR] Fix displacement overflow for LDDW/STDWDylan McKay2017-10-041-4/+12
* [AVR] Remove an unused local variableDylan McKay2017-04-261-1/+0
* [AVR] Do not kill the dest register for a pseudo instructionDylan McKay2017-04-251-1/+1
* [AVR] Support the LDWRdPtr instruction with the same Src+Dst registerDylan McKay2017-04-251-52/+75
* [CodeGen] Rename MachineInstrBuilder::addOperand. NFCDiana Picus2017-01-131-10/+7
* [AVR] Optimize 16-bit ANDs with '1'Dylan McKay2016-12-311-0/+4
* [AVR] Optimize 16-bit ORs with '0'Dylan McKay2016-12-301-12/+27
* [AVR] Fix a signed vs unsigned compiler warningDylan McKay2016-12-111-1/+1
* [AVR] Use the register scavenger when expanding 'LDDW' instructionsDylan McKay2016-12-101-25/+45
* [AVR] Fix a bunch of incorrect assertion messagesDylan McKay2016-12-101-4/+4
* [AVR] Add tests for a large number of pseudo instructionsDylan McKay2016-12-091-0/+12
* [AVR] Allow loading from stack slots where src and dest registers are identicalDylan McKay2016-12-071-7/+40
* [AVR] Wrap all methods in the pseudo expansion pass in an anon namespaceDylan McKay2016-11-161-2/+2
* [AVR] Add the pseudo instruction expansion passDylan McKay2016-11-161-0/+1431
OpenPOWER on IntegriCloud