summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM
Commit message (Expand)AuthorAgeFilesLines
* change the DBG_LABEL MachineInstr to always be createdChris Lattner2010-03-141-2/+0
* change the LabelSDNode to be EHLabelSDNode and make it holdChris Lattner2010-03-141-1/+3
* change EH related stuff (other than EH_LABEL) to use MCSymbolChris Lattner2010-03-141-2/+4
* eliminate the now-unneeded context argument of MBB::getSymbol()Chris Lattner2010-03-132-7/+7
* rearrange MCContext ownership. Before LLVMTargetMachine created it Chris Lattner2010-03-131-3/+2
* Fix another warning. There is a functionality change but I believe it's correct.Benjamin Kramer2010-03-131-2/+2
* Attempt to appease the arm-linux buildbot by fixing the JIT encodings for newBob Wilson2010-03-135-32/+51
* Change ARM ld/st multiple instructions to have variant instructions forBob Wilson2010-03-1311-179/+291
* Combine the code to build VLDM and VSTM instructions, since they areBob Wilson2010-03-131-16/+14
* Tidy up. No functional changes.Bob Wilson2010-03-121-15/+16
* Remove obsolete comments. VLDM is implemented in ARMInstrVFP.td.Bob Wilson2010-03-121-30/+0
* Fix LLVM build when the user specifies CPPFLAGS on the make command line.Jeffrey Yasskin2010-03-122-2/+2
* inline GetGlobalValueSymbol into the rest its callers andChris Lattner2010-03-122-4/+6
* Set the (Format)F filed of t2Int_MemBarrierV7 & t2Int_SyncBarrierV7 to ThumbFrm,Johnny Chen2010-03-111-2/+2
* When outputing a non-lazy pointer for a stub, we may need to fill in the valueBill Wendling2010-03-111-4/+5
* Added Thumb2 LDRD/STRD pre/post variants for disassembly only.Johnny Chen2010-03-113-2/+25
* Fix ARM buildbot breakage.Bob Wilson2010-03-111-2/+2
* Lower small memcpys to load/stores on Thumb2.Bob Wilson2010-03-111-3/+3
* Fix an obvious typo in an assert.Bob Wilson2010-03-101-1/+1
* Add a bit along with the MCSymbols stored in the MachineModuleInfo maps thatBill Wendling2010-03-101-7/+9
* Make sure the LR gets pushed in functions that use vaargs. This fixesJim Grosbach2010-03-101-0/+4
* comment why we use custom epilogue for t1 functions using vaargs.Jim Grosbach2010-03-101-0/+5
* Factored out the disassembly printing of CPS option, MSR mask, and Negative ZeroJohnny Chen2010-03-106-24/+52
* set the temporary bit on MCSymbols correctly.Chris Lattner2010-03-102-5/+5
* Clear up the last (famous last words) frame index value reuse issues for Thumb1.Jim Grosbach2010-03-101-1/+1
* Change the Value argument to eliminateFrameIndex to a type-tagged value. ThisJim Grosbach2010-03-094-6/+10
* MSR (Move to Special Register from ARM core register) requires a mask to specifyJohnny Chen2010-03-092-12/+12
* scavenged frame index value re-use gets confused when more than one baseJim Grosbach2010-03-092-1/+8
* The ARM EH experiment worked!Bill Wendling2010-03-094-50/+78
* This is part of an LLC-beta test used to test <rdar://problem/6804645>. PleaseBill Wendling2010-03-091-1/+31
* Print blank line and clear stubs vector.Bill Wendling2010-03-091-2/+13
* MC-ize the stub printing in ARM.Bill Wendling2010-03-091-4/+17
* don't reset defaults.Chris Lattner2010-03-081-1/+0
* Fix a crash compiling 254.gap for Thumb2. The Thumb2 add/sub with 12-bitBob Wilson2010-03-082-8/+26
* fix a bunch of partially ambiguous patterns on ARM. As anChris Lattner2010-03-083-35/+40
* Initial bits of ARMv4-only support.Anton Korobeynikov2010-03-065-29/+88
* Thumb1 epilogue code generation needs to take into account that callee-savedJim Grosbach2010-03-061-4/+18
* Trivial comment change.Johnny Chen2010-03-051-1/+1
* Drop the ".w" qualifier for t2UXTB16* instructions as there is no 16-bit versionJohnny Chen2010-03-041-1/+27
* pr6478: The frame pointer spill frame index is only defined when there is aBob Wilson2010-03-041-1/+3
* pr6480: Don't try producing ld/st-multiple instructions when the address isBob Wilson2010-03-041-0/+5
* Added 32-bit Thumb instructions for Preload Data (PLD, PLDW) and PreloadJohnny Chen2010-03-041-1/+71
* Modified the asm string of 16-bit Thumb MUL instruction so that it prints:Johnny Chen2010-03-031-1/+1
* Added 32-bit Thumb instructions LDRT, LDRBT, LDRHT,,LDRSBT, LDRSHT, STRT, STRBT,Johnny Chen2010-03-031-0/+41
* Added 32-bit Thumb instructions t2NOP, t2YIELD, t2WFE, t2WFI, t2SEV, and t2DBGJohnny Chen2010-03-031-0/+28
* - Change MachineInstr::isIdenticalTo to take a new option that determines whe...Evan Cheng2010-03-032-6/+5
* Eliminate unused instruction classes.Evan Cheng2010-03-031-13/+0
* Added 32-bit Thumb instructions t2DMB variants, t2DSB variants, and t2ISBsy forJohnny Chen2010-03-031-0/+60
* Added 32-bit Thumb instruction CLREX (Clear-Exclusive) for disassembly only.Johnny Chen2010-03-021-0/+10
* Removed the extra S from the multiclass def T2I_adde_sube_s_irs as well as fromJohnny Chen2010-03-021-14/+14
OpenPOWER on IntegriCloud