summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/ARMRegisterInfo.cpp
Commit message (Expand)AuthorAgeFilesLines
* Untabification.Bill Wendling2009-05-301-1/+1
* Follow up on new support for memory operands in ARM inline assembly.Bob Wilson2009-05-191-0/+4
* Change MachineInstrBuilder::addReg() to take a flag instead of a list ofBill Wendling2009-05-131-15/+15
* PR2985 / <rdar://problem/6584986>Jim Grosbach2009-04-071-9/+36
* Fix some significant problems with constant pools that resulted in unnecessar...Evan Cheng2009-03-131-1/+1
* Propagate debug loc info through prologue/epilogue.Bill Wendling2009-02-231-4/+8
* and one more fileDale Johannesen2009-02-131-64/+92
* Move getPointerRegClass from TargetInstrInfo to TargetRegisterInfo.Evan Cheng2009-02-061-0/+4
* Preliminary ARM debug support based on patch by Mikael of FlexyCore.Evan Cheng2008-12-101-2/+1
* Add a sanity-check to tablegen to catch the case where isSimpleLoadDan Gohman2008-12-031-1/+1
* Fix encoding of single-precision VFP registers.Evan Cheng2008-11-121-0/+74
* Switch the MachineOperand accessors back to the short names likeDan Gohman2008-10-031-4/+4
* Re-apply 56683 with fixes.Evan Cheng2008-09-271-1/+2
* Temporarily reverting r56683. This is causing a failure during the build of l...Bill Wendling2008-09-261-3/+1
* Fix @llvm.frameaddress codegen. FP elimination optimization should be disable...Evan Cheng2008-09-261-1/+3
* Infrastructure for getting the machine code size of a function and an instruc...Nicolas Geoffray2008-04-161-1/+1
* Move reMaterialize() from TargetRegisterInfo to TargetInstrInfo.Evan Cheng2008-03-311-30/+12
* Spiller now remove unused spill slots.Evan Cheng2008-02-271-0/+2
* Remove bunch of gcc 4.3-related warnings from TargetAnton Korobeynikov2008-02-201-1/+2
* Rename MRegisterInfo to TargetRegisterInfo.Dan Gohman2008-02-101-1/+1
* rename MachineInstr::setInstrDescriptor -> setDescChris Lattner2008-01-111-7/+7
* rename TargetInstrDescriptor -> TargetInstrDesc.Chris Lattner2008-01-071-2/+2
* Rename MachineInstr::getInstrDescriptor -> getDesc(), which reflectsChris Lattner2008-01-071-2/+2
* Move even more functionality from MRegisterInfo into TargetInstrInfo.Owen Anderson2008-01-071-151/+45
* rename isLoad -> isSimpleLoad due to evan's desire to have such a predicate.Chris Lattner2008-01-061-2/+2
* rename isStore -> mayStore to more accurately reflect what it captures.Chris Lattner2008-01-061-1/+1
* Move some more functionality from MRegisterInfo to TargetInstrInfo.Owen Anderson2008-01-041-44/+0
* Move some more instruction creation methods from RegisterInfo into InstrInfo.Owen Anderson2008-01-011-128/+0
* Move copyRegToReg from MRegisterInfo to TargetInstrInfo. This is part of theOwen Anderson2007-12-311-28/+0
* Rename SSARegMap -> MachineRegisterInfo in keeping with the idea Chris Lattner2007-12-311-11/+12
* Add new shorter predicates for testing machine operands for various types: Chris Lattner2007-12-301-2/+2
* Use MachineOperand::getImm instead of MachineOperand::getImmedValue. Likewis...Chris Lattner2007-12-301-8/+8
* use simplified operand addition methods.Chris Lattner2007-12-301-8/+9
* Remove attribution from file headers, per discussion on llvmdev.Chris Lattner2007-12-291-2/+1
* DohEvan Cheng2007-12-081-1/+1
* Fix a compilation warning.Evan Cheng2007-12-081-1/+1
* Add a argument to storeRegToStackSlot and storeRegToAddr to specify whetherEvan Cheng2007-12-051-7/+41
* Remove redundant foldMemoryOperand variants and other code clean up.Evan Cheng2007-12-021-1/+5
* Add parameter to getDwarfRegNum to permit targetsDale Johannesen2007-11-131-1/+1
* Unify CALLSEQ_{START,END}. They take 4 parameters: the chain, two stackBill Wendling2007-11-131-1/+4
* Use TableGen to emit information for dwarf register numbers. Anton Korobeynikov2007-11-111-0/+5
* - Added getOpcodeAfterMemoryUnfold(). It doesn't unfold an instruction, but o...Evan Cheng2007-10-181-2/+2
* Use SmallVectorImpl instead of SmallVector with hardcoded size in MRegister p...Evan Cheng2007-10-181-4/+4
* - Added a few target hooks to generate load / store instructions from / to anyEvan Cheng2007-10-051-21/+110
* Allow copyRegToReg to emit cross register classes copies.Evan Cheng2007-09-261-4/+10
* Change instruction description to split OperandList into OutOperandList andEvan Cheng2007-07-191-2/+2
* Only adjust esp around calls in presence of alloca.Evan Cheng2007-07-191-1/+1
* Long live the exception handling!Anton Korobeynikov2007-07-141-2/+3
* Remove clobbersPred. Add an OptionalDefOperand to instructions which have the...Evan Cheng2007-07-101-5/+9
* Added ARM::CPSR to represent ARM CPSR status register.Evan Cheng2007-07-051-49/+59
OpenPOWER on IntegriCloud