summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/ARMFastISel.cpp
Commit message (Expand)AuthorAgeFilesLines
...
* Optimize generated code for integer materialization a bit.Eric Christopher2010-11-031-1/+13
* Simplify uses of MVT and EVT. An MVT can be compared directlyDuncan Sands2010-11-031-7/+6
* Inside the calling convention logic LocVT is always a simpleDuncan Sands2010-11-031-36/+36
* Invert these branches by default, it makes assembly comparisons a littleEric Christopher2010-11-031-2/+2
* Make sure we're only storing a single bit here.Eric Christopher2010-11-021-2/+9
* Remove an assert - it's possible to be hit, and we just want to avoidEric Christopher2010-11-021-1/+1
* WhitespeaceEric Christopher2010-11-021-1/+1
* No really, no thumb1 for arm fast isel. Also add an informative comment asEric Christopher2010-11-021-3/+7
* Make sure we have a legal type (and simple) before continuing.Eric Christopher2010-10-301-1/+4
* Handle comparison values we already have - this fixes the consumer-typesetEric Christopher2010-10-291-4/+65
* Refactor ARM STR/STRB instruction patterns into STR{B}i12 and STR{B}rs, likeJim Grosbach2010-10-271-5/+8
* Trailing whitespaceJim Grosbach2010-10-271-17/+17
* Split ARM::LDRB into LDRBi12 and LDRBrs. Adjust accordingly. Continuing onJim Grosbach2010-10-271-3/+1
* First part of refactoring ARM addrmode2 (load/store) instructions to be moreJim Grosbach2010-10-261-10/+5
* Move rejection of NEON parameters earlier in fast isel call processing,Eric Christopher2010-10-231-3/+4
* Silence compiler warnings.Evan Cheng2010-10-221-1/+5
* Add some basic ret instruction support to arm fast-isel.Eric Christopher2010-10-221-0/+66
* These don't need to be virtual.Eric Christopher2010-10-211-13/+13
* Handle storing args to the stack for calls.Eric Christopher2010-10-211-4/+6
* More load/store refactoring, call reg+offset simplification from withinEric Christopher2010-10-211-28/+36
* Custom lower f64 args passed in integer registers.Eric Christopher2010-10-211-0/+15
* Fix a TODO by removing some unnecesary copies.Eric Christopher2010-10-201-13/+5
* Revert r116220 - thus turning arm fast isel back on by default.Eric Christopher2010-10-181-3/+3
* Remove the check for invalid calling conventions. Testing shows that they'reEric Christopher2010-10-181-4/+1
* Lift arg promotion from the X86 backend. This should be unified at some point.Eric Christopher2010-10-181-3/+57
* Now that we handle all allocas via a non-SP reg offset remove all of theEric Christopher2010-10-171-79/+39
* Allow more load types to be materialized through the allocas.Eric Christopher2010-10-171-1/+1
* Optimize GEP off of intermediate allocas.Eric Christopher2010-10-171-14/+46
* Fix comment.Eric Christopher2010-10-171-1/+1
* Turn on AddOperator folding in GEP.Eric Christopher2010-10-171-1/+1
* Use the i12 immediate versions of the load instructions - they're handledEric Christopher2010-10-171-6/+6
* Fix some funky formatting that got through.Eric Christopher2010-10-161-1/+3
* Make sure offset is 0 for load/store register to the stack call.Eric Christopher2010-10-151-2/+2
* Fix else if -> if in store machinery.Eric Christopher2010-10-151-1/+1
* Refactor ARM fast-isel reg + offset to be a base + offset.Eric Christopher2010-10-151-40/+45
* Expand GEP handling for constant offsets.Eric Christopher2010-10-151-23/+44
* Handle more complex GEP based loads and add a few TODOs to deal withEric Christopher2010-10-141-10/+50
* A few 80 column fixes.Jim Grosbach2010-10-131-1/+1
* Update comment.Eric Christopher2010-10-131-1/+2
* Start handling more global variables.Eric Christopher2010-10-131-2/+5
* Fix thinko in arm fast isel alloca rewrite.Eric Christopher2010-10-121-1/+1
* Rework alloca handling so that we can load or store from castedEric Christopher2010-10-121-63/+29
* Handle a wider arrangement of loads.Eric Christopher2010-10-121-0/+16
* Use a sane mechanism for that assert.Eric Christopher2010-10-111-2/+2
* We're not going to handle dynamic allocas anywhere else.Eric Christopher2010-10-111-1/+3
* Make sure that the call stack adjustments have default operands. AlsoEric Christopher2010-10-111-5/+8
* Found a bug turning this on by default. Disable again for now.Eric Christopher2010-10-111-3/+3
* Fix help text.Eric Christopher2010-10-111-1/+1
* Change flag from Enable to Disable since we're enabled by default.Eric Christopher2010-10-111-4/+8
* Turn on arm fast isel by default.Eric Christopher2010-10-111-1/+1
OpenPOWER on IntegriCloud