summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/ARMAsmPrinter.cpp
Commit message (Expand)AuthorAgeFilesLines
...
* Clean up ARM subtarget code by using Triple ADT.Evan Cheng2011-01-111-3/+4
* Model operand restrictions of mul-like instructions on ARMv5 viaAnton Korobeynikov2011-01-011-0/+34
* r120333 changed the opcode for the Thumb1 stuff from ARM::tMOVr toBill Wendling2010-12-181-1/+1
* Avoid report_fatal_error in ARM's PrintAsmOperand method.Bob Wilson2010-12-171-1/+1
* Pseudo-ize the Thumb1 tBfar pattern. rdar://8777974Jim Grosbach2010-12-161-0/+8
* Add support for MC-ized encoding of tLEApcrel and tLEApcrelJT. rdar://8755755Jim Grosbach2010-12-141-6/+10
* Refactor a bit for legibility.Jim Grosbach2010-12-141-28/+27
* Make sure to propagate the predicate operands for LEApcrel to ADR.Jim Grosbach2010-12-141-4/+4
* The tLDR et al instructions were emitting either a reg/reg or reg/immBill Wendling2010-12-141-9/+5
* Second attempt at make Thumb2 LEAs pseudos. This time, perform the lowering ...Owen Anderson2010-12-141-2/+10
* Add a textual message to the assert.Jim Grosbach2010-12-091-1/+2
* Add a sanity check assert() for t2ADD/SUBrSPi instructions that they really areJim Grosbach2010-12-091-0/+7
* Add support for binary encoding of ARM 'adr' instructions referencing constantJim Grosbach2010-12-021-1/+17
* Refactor LEApcrelJT as a pseudo-instructionlowered to a cannonical ADRJim Grosbach2010-12-011-0/+15
* Move the ARMAsmPrinter class defintiion into a header file.Jim Grosbach2010-12-011-94/+14
* Pseudo-ize ARM MOVPCRXJim Grosbach2010-11-301-0/+13
* Pseudo-ize BX_CALL and friends. Remove dead instruction format classes.Jim Grosbach2010-11-301-0/+53
* s/ARM::BRIND/ARM::BX/g to coincide with r120366.Bill Wendling2010-11-301-1/+1
* Pseudo-ize Thumb2 jump tables with explicit MC lowering to the rawJim Grosbach2010-11-291-11/+41
* Rename t2 TBB and TBH instructions to reference that they encode the jump tableJim Grosbach2010-11-291-5/+5
* ARM Pseudo-ize tBR_JTr.Jim Grosbach2010-11-291-13/+7
* Switch ARM BR_JTm and BR_JTr instructions to be MC-expanded pseudos.Jim Grosbach2010-11-291-12/+54
* Make the ARM BR_JTadd instruction an explicit pseudo and lower it properlyJim Grosbach2010-11-171-2/+20
* Add FIXMEs.Jim Grosbach2010-11-151-0/+4
* add fields to the .td files unconditionally, simplifying tblgen a bit.Chris Lattner2010-11-151-1/+1
* rename LowerToMCInst -> LowerARMMachineInstrToMCInst.Chris Lattner2010-11-141-3/+3
* even more simplifications. ARM MCInstLowering is now justChris Lattner2010-11-141-5/+3
* simplify and tidy upChris Lattner2010-11-141-2/+1
* Simplify and clean up MC symbol lookup for ARM constant pool values. This fixesJim Grosbach2010-11-101-10/+10
* Update ARMConstantPoolValue to not use a modifier string. Use an explicitJim Grosbach2010-11-101-47/+38
* Change the ARMConstantPoolValue modifier string to an enumeration. This willJim Grosbach2010-11-091-1/+1
* Handle ARM constant pool values that need an explicit reference to the '.'Jim Grosbach2010-11-091-1/+9
* Further MCize ARM constant pool values. This allows basic PIC references forJim Grosbach2010-11-091-67/+83
* Revert 118422 in search of bot verdancy.Dale Johannesen2010-11-081-44/+10
* Support -mcpu=cortex-a8 in ARM attributes - Has Fixme. 1 Test modified.Jason W Kim2010-11-081-10/+44
* MC'ize the '.code 16' and '.thumb_func' ARM directives.Jim Grosbach2010-11-051-11/+2
* MC'ize simple ARMConstantValue entry emission (with a FIXME).Jim Grosbach2010-11-051-28/+37
* Add FIXME.Jim Grosbach2010-11-051-0/+1
* Convert ARM::MOVi2pieces to a true pseudo-instruction and expand it inJim Grosbach2010-10-291-38/+0
* ARM::MOVi32imm is expanded in ARMExpandPseudoInsts, so there's no need toJim Grosbach2010-10-291-55/+0
* Refactor ARM STR/STRB instruction patterns into STR{B}i12 and STR{B}rs, likeJim Grosbach2010-10-271-4/+3
* Split ARM::LDRB into LDRBi12 and LDRBrs. Adjust accordingly. Continuing onJim Grosbach2010-10-271-1/+1
* First part of refactoring ARM addrmode2 (load/store) instructions to be moreJim Grosbach2010-10-261-7/+4
* Produce the headers directly in the Finish method. This allows us to useRafael Espindola2010-10-251-21/+15
* Add a virtual destructor.Rafael Espindola2010-10-251-0/+1
* Add support for emitting ARM file attributes.Rafael Espindola2010-10-251-37/+123
* Second set of ARM/MC/ELF changes.Jason W Kim2010-10-111-5/+43
* remove trailing whitespaceJim Grosbach2010-10-061-5/+5
* First in a sequence of ARM/MC/*ELF* specific work.Jason W Kim2010-10-061-38/+59
* Kill of the vestiges of the 'call' Modifier (no longer needed for PLT).Jim Grosbach2010-10-061-9/+2
OpenPOWER on IntegriCloud