index
:
bcm5719-llvm
meklort-10.0.0
meklort-10.0.1
ortega-7.0.1
Project Ortega BCM5719 LLVM
Raptor Computing Systems
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
llvm
/
lib
/
Target
/
AMDGPU
/
MIMGInstructions.td
Commit message (
Expand
)
Author
Age
Files
Lines
*
[AMDGPU] deduplicate tablegen predicates
Stanislav Mekhanoshin
2019-11-04
1
-5
/
+5
*
[AMDGPU] Use PredicateControl in MIMGBaseOpcode. NFC.
Stanislav Mekhanoshin
2019-08-12
1
-2
/
+2
*
[AMDGPU] Extend MIMG opcode to 8 bits
Stanislav Mekhanoshin
2019-07-12
1
-20
/
+25
*
[AMDGPU] hazard recognizer for fp atomic to s_denorm_mode
Stanislav Mekhanoshin
2019-06-21
1
-0
/
+2
*
[AMDGPU] Optimize image_[load|store]_mip
Piotr Sobczak
2019-06-10
1
-0
/
+20
*
[AMDGPU] gfx1010 MIMG implementation
Stanislav Mekhanoshin
2019-05-01
1
-86
/
+315
*
[AMDGPU] Sort out and rename multiple CI/VI predicates
Stanislav Mekhanoshin
2019-04-06
1
-2
/
+2
*
[AMDGPU] predicate and feature refactoring
Stanislav Mekhanoshin
2019-04-05
1
-2
/
+2
*
[AMDGPU] Use three- and five-dword result type in image ops
Tim Renouf
2019-03-22
1
-6
/
+6
*
Revert "AMDGPU/NFC: Cleanup subtarget predicates"
Konstantin Zhuravlyov
2019-02-22
1
-2
/
+2
*
AMDGPU/NFC: Cleanup subtarget predicates
Konstantin Zhuravlyov
2019-02-21
1
-2
/
+2
*
AMDGPU: Remove GCN features and predicates
Matt Arsenault
2019-02-08
1
-1
/
+0
*
Update the file headers across all of the LLVM projects in the monorepo
Chandler Carruth
2019-01-19
1
-4
/
+3
*
[AMDGPU] Add support for TFE/LWE in image intrinsics. 2nd try
David Stuttard
2019-01-14
1
-1
/
+9
*
Revert r347871 "Fix: Add support for TFE/LWE in image intrinsic"
David Stuttard
2018-11-29
1
-9
/
+1
*
Add support for TFE/LWE in image intrinsics
David Stuttard
2018-11-29
1
-1
/
+9
*
[AMDGPU] Add support for a16 modifiear for gfx9
Ryan Taylor
2018-08-28
1
-4
/
+4
*
[AMDGPU] Optimize _L image intrinsic to _LZ when lod is zero
Ryan Taylor
2018-08-01
1
-0
/
+26
*
AMDGPU: Remove redundant MIMG instruction variants
Nicolai Haehnle
2018-06-21
1
-20
/
+67
*
AMDGPU: Remove old-style image intrinsics
Nicolai Haehnle
2018-06-21
1
-390
/
+1
*
AMDGPU: Select MIMG instructions manually in SITargetLowering
Nicolai Haehnle
2018-06-21
1
-178
/
+44
*
AMDGPU: Refactor MIMG instruction TableGen using generic tables
Nicolai Haehnle
2018-06-21
1
-242
/
+269
*
AMDGPU: Pass AMDGPUSampleVariant to MIMG_{Sampler,Gather}(_WQM)
Nicolai Haehnle
2018-06-21
1
-69
/
+73
*
AMDGPU: Turn D16 for MIMG instructions into a regular operand
Nicolai Haehnle
2018-06-21
1
-346
/
+228
*
AMDGPU: Make v4i16/v4f16 legal
Matt Arsenault
2018-06-15
1
-24
/
+9
*
AMDGPU: Make various NamedOperands upper case
Nicolai Haehnle
2018-06-04
1
-10
/
+10
*
TableGen: Streamline the semantics of NAME
Nicolai Haehnle
2018-06-04
1
-6
/
+6
*
AMDGPU: Make v2i16/v2f16 legal on VI
Matt Arsenault
2018-05-22
1
-8
/
+5
*
[AMDGPU][MC] Added support of 3-element addresses for MIMG instructions
Dmitry Preobrazhensky
2018-04-04
1
-1
/
+9
*
AMDGPU: Dimension-aware image intrinsics
Nicolai Haehnle
2018-04-04
1
-0
/
+195
*
[AMDGPU][MC] Added PCK variants of image load/store instructions
Dmitry Preobrazhensky
2018-03-28
1
-26
/
+40
*
[AMDGPU][MC] Corrected GATHER4 opcodes
Dmitry Preobrazhensky
2018-03-12
1
-78
/
+85
*
[AMDGPU][MC] Added support of 64-bit image atomics
Dmitry Preobrazhensky
2018-01-26
1
-14
/
+40
*
[AMDGPU][MC] Enabled disassembler for image atomic operations
Dmitry Preobrazhensky
2018-01-26
1
-12
/
+16
*
AMDGPU/SI: Add d16 support for image intrinsics.
Changpeng Fang
2018-01-18
1
-177
/
+380
*
AMDGPU: Remove mayLoad/hasSideEffects from MIMG stores
Matt Arsenault
2017-12-29
1
-5
/
+5
*
AMDGPU: Partially fix disassembly of MIMG instructions
Matt Arsenault
2017-12-13
1
-4
/
+5
*
AMDGPU: image_getlod and image_getresinfo do not read memory
Matt Arsenault
2017-12-08
1
-0
/
+8
*
AMDGPU: Remove global isGCN predicates
Matt Arsenault
2017-10-03
1
-13
/
+13
*
[AMDGPU] Fix latency of MIMG instructions
Marek Olsak
2017-07-04
1
-0
/
+1
*
AMDGPU: Remove legacy image intrinsics
Matt Arsenault
2017-04-04
1
-100
/
+0
*
AMDGPU/SI: Add a MachineMemOperand to MIMG instructions
Tom Stellard
2016-12-20
1
-0
/
+1
*
[AMDGPU] TableGen: change individual instruction flags to bit type from bits<1>
Sam Kolton
2016-11-15
1
-6
/
+6
*
AMDGPU/SI: Support data types other than V4f32 in image intrinsics
Changpeng Fang
2016-11-14
1
-61
/
+68
*
AMDGPU: Rename glc operand type
Matt Arsenault
2016-10-28
1
-5
/
+5
*
AMDGPU/SI: Change mimg intrinsic signatures
Tom Stellard
2016-10-12
1
-18
/
+23
*
AMDGPU/SI: MIMG TD Refactoring.
Changpeng Fang
2016-09-01
1
-0
/
+750