summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp
Commit message (Expand)AuthorAgeFilesLines
* [AMDGPU] gfx908 mfma supportStanislav Mekhanoshin2019-07-111-2/+6
* [AMDGPU] Speed up live-in virtual register set computaion in GCNScheduleDAGMI...Valery Pykhtin2019-06-181-3/+4
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* AMDGPU: Refactor Subtarget classesTom Stellard2018-07-111-2/+2
* [AMDGPU] Factored out common part of GCNRPTracker::reset()Stanislav Mekhanoshin2018-06-041-11/+14
* [DebugInfo] Examine all uses of isDebugValue() for debug instructions.Shiva Chen2018-05-091-1/+1
* IWYU for llvm-config.h in llvm, additions.Nico Weber2018-04-301-0/+1
* Rename LiveIntervalAnalysis.h to LiveIntervals.hMatthias Braun2017-12-131-1/+1
* [CodeGen] Rename functions PrintReg* to printReg*Francis Visoiu Mistrih2017-11-281-5/+5
* Fix a bunch more layering of CodeGen headers that are in TargetDavid Blaikie2017-11-171-1/+1
* Reverting r315590; it did not include changes for llvm-tblgen, which is causi...Aaron Ballman2017-10-151-3/+3
* [dump] Remove NDEBUG from test to enable dump methods [NFC]Don Hinton2017-10-121-3/+3
* [AMDGPU] Fix some Clang-tidy modernize-use-using and Include What You Use war...Eugene Zelenko2017-08-101-7/+18
* Implement LaneBitmask::getNumLanes and LaneBitmask::getHighestLaneKrzysztof Parzyszek2017-07-201-1/+1
* Use LaneBitmask::getLane in a few more placesKrzysztof Parzyszek2017-07-201-1/+1
* [CodeGen] Rename DEBUG_TYPE to match passnamesEvandro Menezes2017-07-111-1/+1
* Make helper functions static. NFC.Benjamin Kramer2017-05-261-3/+3
* [AMDGPU] Fix incorrect register usage tracking in GCNUpwardTrackerValery Pykhtin2017-05-221-60/+86
* [AMDGPU] Use GCNRPTracker dumper methods in schedulerStanislav Mekhanoshin2017-05-161-0/+12
* [AMDGPU] Turn register pressure estimation into forward trackerStanislav Mekhanoshin2017-05-161-11/+110
* [AMDGPU] Fixed typo in GCNRegPressure, NFCStanislav Mekhanoshin2017-05-091-10/+10
* Move size and alignment information of regclass to TargetRegisterInfoKrzysztof Parzyszek2017-04-241-2/+2
* [AMDGPU] Iterative scheduling infrastructure + minimal registry schedulerValery Pykhtin2017-03-211-0/+355
OpenPOWER on IntegriCloud