summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AMDGPU/BUFInstructions.td
Commit message (Expand)AuthorAgeFilesLines
* AMDGPU/GlobalISel: Fix selection of private storesMatt Arsenault2019-07-161-6/+7
* AMDGPU: Redefine load PatFragsMatt Arsenault2019-07-161-2/+2
* AMDGPU: Avoid code predicates for extload PatFragsMatt Arsenault2019-07-161-9/+18
* AMDGPU: Use standalone MUBUF load patternsMatt Arsenault2019-07-151-20/+37
* [AMDGPU] gfx908 atomic fadd and atomic pk_faddStanislav Mekhanoshin2019-07-111-0/+58
* AMDGPU: Remove mubuf specific PatFragsMatt Arsenault2019-07-081-27/+13
* [AMDGPU] hazard recognizer for fp atomic to s_denorm_modeStanislav Mekhanoshin2019-06-211-2/+21
* [AMDGPU] gfx1010 VMEM and SMEM implementationStanislav Mekhanoshin2019-04-301-202/+383
* [AMDGPU] Sort out and rename multiple CI/VI predicatesStanislav Mekhanoshin2019-04-061-8/+8
* [AMDGPU] predicate and feature refactoringStanislav Mekhanoshin2019-04-051-15/+16
* [AMDGPU] Implemented dwordx3 variants of buffer/tbuffer load/store intrinsicsTim Renouf2019-03-221-4/+14
* [AMDGPU] Support for v3i32/v3f32Tim Renouf2019-03-211-5/+4
* [AMDGPU] Add buffer/load 8/16 bit overloaded intrinsicsRyan Taylor2019-03-191-0/+6
* AMDGPU: Move d16 load matching to preprocess stepMatt Arsenault2019-03-081-56/+19
* [AMDGPU] Add support for 64 bit buffer atomic artihmetic instructionsRyan Taylor2019-03-061-20/+30
* Revert "AMDGPU/NFC: Cleanup subtarget predicates"Konstantin Zhuravlyov2019-02-221-13/+13
* AMDGPU/NFC: Cleanup subtarget predicatesKonstantin Zhuravlyov2019-02-211-13/+13
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* [AMDGPU] Extend the SI Load/Store optimizer to combine more things.Neil Henning2018-12-121-0/+41
* AMDGPU: Remove llvm.SI.buffer.load.dwordMatt Arsenault2018-12-071-48/+0
* AMDGPU/NFC: Split MUBUF_Pseudo_Atomics into RTN/NO_RTN multiclassesKonstantin Zhuravlyov2018-11-071-5/+16
* AMDGPU: Remove dead TableGen codeNicolai Haehnle2018-10-171-2/+0
* AMDGPU: Remove remnants of old address space mappingMatt Arsenault2018-08-311-2/+2
* [AMDGPU] Allow int types for MUBUF vdataTim Renouf2018-08-211-0/+20
* [AMDGPU] New buffer intrinsicsTim Renouf2018-08-211-62/+52
* [AMDGPU] New tbuffer intrinsicsTim Renouf2018-08-211-49/+57
* AMDGPU: Turn D16 for MIMG instructions into a regular operandNicolai Haehnle2018-06-211-4/+4
* AMDGPU: Make v4i16/v4f16 legalMatt Arsenault2018-06-151-8/+4
* [AMDGPU][MC][GFX8][GFX9] Allow LDS direct reads for BUFFER_LOAD_DWORDX2/X3/X4Dmitry Preobrazhensky2018-06-131-3/+19
* AMDGPU: Make various NamedOperands upper caseNicolai Haehnle2018-06-041-14/+14
* TableGen: Streamline the semantics of NAMENicolai Haehnle2018-06-041-36/+36
* AMDGPU: Make v2i16/v2f16 legal on VIMatt Arsenault2018-05-221-6/+6
* AMDGPU: Add D16 instructions preserve unused bits featureKonstantin Zhuravlyov2018-05-041-2/+2
* [AMDGPU][MC] Enabled instruction TBUFFER_LOAD_FORMAT_XYZ for SI/CIDmitry Preobrazhensky2018-04-041-1/+1
* [AMDGPU][MC][GFX9] Added buffer_*_format_d16_hi_xDmitry Preobrazhensky2018-03-281-0/+10
* [AMDGPU][MC][GFX8] Added BUFFER_STORE_LDS_DWORD InstructionDmitry Preobrazhensky2018-03-121-0/+24
* [AMDGPU][MC] Added lds support for MUBUF instructionsDmitry Preobrazhensky2018-02-211-53/+129
* AMDGPU/SI: Adjust the encoding family for D16 buffer instructions when the ta...Changpeng Fang2018-02-011-4/+4
* AMDGPU/SI: Fix typos in d16 support patch the buffer intrinsics.Changpeng Fang2018-01-181-4/+4
* AMDGPU/SI: Add d16 support for buffer intrinsics.Changpeng Fang2018-01-121-8/+238
* AMDGPU: Select d16 loads into low component of registerMatt Arsenault2017-11-131-3/+37
* AMDGPU: Lower buffer store and atomic intrinsics manuallyMarek Olsak2017-11-091-20/+20
* AMDGPU: Select s_buffer_load_dword with a non-constant SGPR offsetMarek Olsak2017-10-311-7/+0
* AMDGPU: Remove global isGCN predicatesMatt Arsenault2017-10-031-60/+52
* AMDGPU: Match load d16 hi instructionsMatt Arsenault2017-09-201-14/+53
* AMDGPU: Cleanup load/store PatFragsMatt Arsenault2017-09-201-12/+12
* AMDGPU: Match store d16_hi instructionsMatt Arsenault2017-09-201-0/+10
* AMDGPU: Don't legalize i16 extloads to i32 with legal i16Matt Arsenault2017-09-071-0/+3
* AMDGPU: Add most d16 load/store instruction definitionsMatt Arsenault2017-09-011-0/+45
* AMDGPU: Implement memory modelKonstantin Zhuravlyov2017-07-211-4/+4
OpenPOWER on IntegriCloud