summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AMDGPU/AMDGPUSearchableTables.td
Commit message (Expand)AuthorAgeFilesLines
* [AMDGPU][SILoadStoreOptimizer] Merge TBUFFER loads/storesPiotr Sobczak2019-11-201-0/+141
* AMDGPU: add missing llvm.amdgcn.{raw,struct}.buffer.atomic.{inc,dec}Nicolai Haehnle2019-08-051-0/+4
* [AMDGPU] gfx908 mfma supportStanislav Mekhanoshin2019-07-111-0/+22
* [AMDGPU] ImmArg and SourceOfDivergence for permlane/dppStanislav Mekhanoshin2019-06-131-0/+5
* [AMDGPU] Flag new raw/struct atomic ops as source of divergenceTim Renouf2019-04-171-0/+22
* [AMDGPU] Add intrinsics for 16 bit interpolationTim Corringham2019-01-281-0/+2
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* AMDGPU: Add llvm.amdgcn.ds.ordered.add & swapMarek Olsak2019-01-161-0/+2
* AMDGPU: Remove old-style image intrinsicsNicolai Haehnle2018-06-211-14/+0
* AMDGPU: Select MIMG instructions manually in SITargetLoweringNicolai Haehnle2018-06-211-21/+0
* AMDGPU: Refactor MIMG instruction TableGen using generic tablesNicolai Haehnle2018-06-211-2/+0
* AMDGPU: Use generic tables instead of SearchableTableNicolai Haehnle2018-06-211-12/+27
* AMDGPU: Dimension-aware image intrinsicsNicolai Haehnle2018-04-041-1/+22
* AMDGPU: Make isIntrinsicSourceOfDivergence table-drivenNicolai Haehnle2018-04-011-0/+50
* AMDGPU: Make getTgtMemIntrinsic table-driven for resource-based intrinsicsNicolai Haehnle2018-04-011-0/+28
OpenPOWER on IntegriCloud