summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AMDGPU/AMDGPUInstrInfo.h
Commit message (Expand)AuthorAgeFilesLines
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* AMDGPU: Refactor Subtarget classesTom Stellard2018-07-111-2/+2
* AMDGPU: Separate R600 and GCN TableGen filesTom Stellard2018-06-281-21/+1
* AMDGPU: Select MIMG instructions manually in SITargetLoweringNicolai Haehnle2018-06-211-0/+7
* AMDGPU: Use generic tables instead of SearchableTableNicolai Haehnle2018-06-211-2/+2
* Remove \brief commands from doxygen comments.Adrian Prantl2018-05-011-2/+2
* AMDGPU: Dimension-aware image intrinsicsNicolai Haehnle2018-04-041-0/+6
* AMDGPU: Make getTgtMemIntrinsic table-driven for resource-based intrinsicsNicolai Haehnle2018-04-011-0/+11
* AMDGPU: Fix layering issueMatt Arsenault2018-02-091-0/+2
* AMDGPU: Partially fix disassembly of MIMG instructionsMatt Arsenault2017-12-131-4/+1
* AMDGPU: Fix creating invalid copy when adjusting dmaskMatt Arsenault2017-12-041-3/+3
* Target/TargetInstrInfo.h -> CodeGen/TargetInstrInfo.h to match layeringDavid Blaikie2017-11-081-1/+1
* Sort the remaining #include lines in include/... and lib/....Chandler Carruth2017-06-061-1/+1
* AMDGPU: Fix crash when disassembling VOP3 macMatt Arsenault2017-04-101-1/+0
* [AMDGPU] Get address space mapping by target triple environmentYaxun Liu2017-03-271-0/+3
* MachineScheduler: Export function to construct "default" scheduler.Matthias Braun2016-11-281-3/+0
* AMDGPU: Enable store clusteringMatt Arsenault2016-11-151-0/+1
* [AMDGPU] Assembler: support v_mac_f32 DPP and SDWA. Move getNamedOperandIdx t...Sam Kolton2016-10-071-7/+1
* AMDGPU/R600: Remove macrosMatt Arsenault2016-08-131-8/+0
* AMDGPU: Move R600 only pieces into R600 classesMatt Arsenault2016-07-091-18/+0
* AMDGPU: Cleanup subtarget handling.Matt Arsenault2016-06-241-8/+3
* AMDGPU: Add SIWholeQuadMode passNicolai Haehnle2016-03-211-1/+0
* AMDGPU: R600 code splitting cleanupMatt Arsenault2016-03-111-3/+2
* AMDGPU: Remove some purely R600 functions from AMDGPUInstrInfoTom Stellard2016-02-051-27/+3
* AMDGPU: Move subtarget specific code out of AMDGPUInstrInfo.cppTom Stellard2016-01-281-86/+0
* AMDGPU: Make getNamedOperandIdx declaration readonlyMatt Arsenault2015-09-251-0/+1
* MIR Serialization: Serialize the target index machine operands.Alex Lorenz2015-07-281-0/+3
* Remove TargetInstrInfo::canFoldMemoryOperandSimon Pilgrim2015-07-191-2/+0
* Revert r240137 (Fixed/added namespace ending comments using clang-tidy. NFC)Alexander Kornienko2015-06-231-1/+1
* Fixed/added namespace ending comments using clang-tidy. NFCAlexander Kornienko2015-06-191-1/+1
* R600 -> AMDGPU renameTom Stellard2015-06-131-0/+206
* Revert "AMDGPU: Add core backend files for R600/SI codegen v6"Tom Stellard2012-07-161-46/+0
* AMDGPU: Add core backend files for R600/SI codegen v6Tom Stellard2012-07-161-0/+46
OpenPOWER on IntegriCloud