summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp
Commit message (Expand)AuthorAgeFilesLines
* AMDGPU: Select mulhi 24-bit instructionsMatt Arsenault2016-08-271-6/+121
* [X86] Heuristic to selectively build Newton-Raphson SQRT estimationNikolai Bozhenov2016-08-041-2/+0
* AMDGPU : Add intrinsics for compare with the full wavefront resultWei Ding2016-07-281-0/+1
* AMDGPU: Turn dead checks into assertsMatt Arsenault2016-07-281-9/+5
* AMDGPU: Make AMDGPUMachineFunction fields privateMatt Arsenault2016-07-261-19/+3
* AMDGPU: Add fp legacy instruction intrinsicsMatt Arsenault2016-07-261-0/+2
* AMDGPU: Delete dead codeMatt Arsenault2016-07-251-8/+0
* AMDGPU: Delete dead codeMatt Arsenault2016-07-231-93/+0
* AMDGPU: Only use legal inline immediates with kill pseudoMatt Arsenault2016-07-191-0/+1
* AMDGPU: Fix missing switch case warningMatt Arsenault2016-07-181-0/+1
* AMDGPU: Remove brev intrinsicMatt Arsenault2016-07-151-3/+0
* AMDGPU: Remove AMDGPU.ldexpMatt Arsenault2016-07-151-4/+0
* [SelectionDAG] Get rid of bool parameters in SelectionDAG::getLoad, getStore,...Justin Lebar2016-07-151-42/+24
* AMDGPU: Remove dead codeMatt Arsenault2016-07-141-9/+0
* AMDGPU: Remove last AMDIL intrinsicsMatt Arsenault2016-07-131-5/+1
* AMDGPU: Expand unaligned accesses earlyMatt Arsenault2016-07-011-20/+47
* AMDGPU: Improve load/store of illegal types.Matt Arsenault2016-07-011-37/+97
* AMDGPU: Cleanup subtarget handling.Matt Arsenault2016-06-241-1/+1
* [AMDGPU] Remove exit-on-error in test (PR27761)Diana Picus2016-06-231-1/+2
* AMDGPU: Fix verifier errors in SILowerControlFlowMatt Arsenault2016-06-221-2/+3
* AMDGPU: Fix kernel argument alignment impacting stack sizeMatt Arsenault2016-06-181-7/+9
* AMDGPU/SI: Refactor fixup handling for constant addrspace variablesTom Stellard2016-06-141-0/+1
* Revert "AMDGPU/SI: Refactor fixup handling for constant addrspace variables"Tom Stellard2016-06-141-1/+0
* AMDGPU/SI: Refactor fixup handling for constant addrspace variablesTom Stellard2016-06-141-0/+1
* Pass DebugLoc and SDLoc by const ref.Benjamin Kramer2016-06-121-22/+17
* AMDGPU: Temporary fix for broken store combineMatt Arsenault2016-06-021-0/+2
* AMDGPU: Fix inconsistent lowering of select of vectorsMatt Arsenault2016-05-251-1/+9
* AMDGPU: Cleanup lowering actionsMatt Arsenault2016-05-211-121/+169
* AMDGPU: Fix high bits after division optimizationMatt Arsenault2016-05-211-17/+36
* AMDGPU: Remove pointless conversionsMatt Arsenault2016-05-191-30/+10
* AMDGPU: Fix assert when erroring on a callMatt Arsenault2016-05-181-1/+5
* AMDGPU: Unify LowerGlobalAddressJan Vesely2016-05-131-0/+5
* AMDGPU: Move R600 specific code out of AMDGPUISelLowering.cppTom Stellard2016-05-021-39/+0
* [CodeGen] Default CTTZ_ZERO_UNDEF/CTLZ_ZERO_UNDEF to Expand in TargetLowering...Craig Topper2016-04-281-8/+2
* [CodeGen] Add getBuildVector and getSplatBuildVector helpers. NFCI.Ahmed Bougacha2016-04-261-20/+14
* AMDGPU: Add DAG to debug dumpMatt Arsenault2016-04-251-2/+2
* AMDGPU: Re-visit nodes in performAndCombineMatt Arsenault2016-04-221-0/+5
* AMDGPU: Remove custom load/store scalarizationMatt Arsenault2016-04-141-78/+4
* AMDGPU: Fold bitcasts of scalar constants to vectorsMatt Arsenault2016-04-141-0/+34
* AMDGPU: Add atomic_inc + atomic_dec intrinsicsMatt Arsenault2016-04-121-0/+2
* AMDGPU: Implement {BUFFER,FLAT}_ATOMIC_CMPSWAP{,_X2}Tom Stellard2016-04-011-0/+1
* Silencing warnings from MSVC 2015 Update 2. All of these changes silence "C43...Aaron Ballman2016-03-301-1/+1
* AMDGPU: R600 code splitting cleanupMatt Arsenault2016-03-111-14/+0
* AMDGPU: Move function only used by R600Matt Arsenault2016-03-071-17/+0
* AMDGPU: Simplify boolean conditional return statementsMatt Arsenault2016-03-021-4/+1
* AMDGPU: Don't emit build_pair during udivrem legalizationMatt Arsenault2016-03-011-6/+11
* AMDGPU: Set HasExtractBitInsnMatt Arsenault2016-03-011-0/+11
* AMDGPU: Rename intrinsic to better match instruction nameMatt Arsenault2016-02-131-1/+1
* AMDGPU: Fix mishandling alignment when scalarizing vector loads/storesMatt Arsenault2016-02-121-2/+5
* AMDGPU: Split R600 and SI store loweringMatt Arsenault2016-02-111-63/+2
OpenPOWER on IntegriCloud