summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp
Commit message (Expand)AuthorAgeFilesLines
* AMDGPU: Remove VOP3Mods0Clamp0OModMatt Arsenault2020-01-071-12/+0
* AMDGPU: Use ImmLeaf for inline immediate predicatesMatt Arsenault2020-01-061-0/+16
* AMDGPU: Refactor treatment of denormal modeMatt Arsenault2019-11-191-1/+6
* Sink all InitializePasses.h includesReid Kleckner2019-11-131-1/+2
* AMDGPU: Slightly restructure m0 init codeMatt Arsenault2019-10-211-13/+15
* AMDGPU: Split flat offsets that don't fit in DAGMatt Arsenault2019-10-201-3/+80
* AMDGPU: Relax 32-bit SGPR register classMatt Arsenault2019-10-181-1/+1
* AMDGPU: Fix redundant setting of m0 for atomic load/storeMatt Arsenault2019-10-141-10/+7
* AMDGPU: Move SelectFlatOffset back into AMDGPUISelDAGToDAGMatt Arsenault2019-10-111-10/+43
* AMDGPU: Use SGPR_128 instead of SReg_128 for vregsMatt Arsenault2019-10-101-2/+2
* [AMDGPU] Extend buffer intrinsics with swizzlingPiotr Sobczak2019-10-021-14/+18
* Finish moving TargetRegisterInfo::isVirtualRegister() and friends to llvm::Re...Daniel Sanders2019-08-011-1/+1
* AMDGPU: Remove v0 workaround for DS_GWS_* instructionsMatt Arsenault2019-08-011-19/+1
* [AMDGPU] Move WQM/WWM intrinsic instruction selection to AMDGPUISelDAGToDAGCarl Ritson2019-07-261-0/+6
* [AMDGPU] Add llvm.amdgcn.softwqm intrinsicCarl Ritson2019-07-261-0/+21
* AMDGPU: Don't rely on m0 being -1 for GWS offsetsMatt Arsenault2019-07-191-4/+6
* AMDGPU: Use getTargetConstantMatt Arsenault2019-07-171-2/+2
* [AMDGPU] Restrict v_cndmask_b32 abs/neg modifiers to f32Jay Foad2019-07-121-0/+10
* [AMDGPU] gfx908 mfma supportStanislav Mekhanoshin2019-07-111-3/+5
* AMDGPU: Make AMDGPUPerfHintAnalysis an SCC passMatt Arsenault2019-07-051-1/+0
* [AMDGPU] LCSSA pass added in preISel. Fixing typo in previous commitAlexander Timofeev2019-07-021-1/+1
* [AMDGPU] LCSSA pass added in preISel. Uniform values defined in the divergent...Alexander Timofeev2019-07-021-0/+18
* AMDGPU: Support GDS atomicsNicolai Haehnle2019-07-011-6/+11
* AMDGPU: Add intrinsics for DS GWS semaphore instructionsMatt Arsenault2019-06-201-16/+58
* AMDGPU: Treat undef as an inline immediateMatt Arsenault2019-06-201-1/+17
* AMDGPU: Consolidate some getGeneration checksMatt Arsenault2019-06-191-5/+4
* AMDGPU: Undo sub x, c canonicalization for v2i16Matt Arsenault2019-06-191-26/+59
* Reapply "AMDGPU: Add ds_gws_init / ds_gws_barrier intrinsics"Matt Arsenault2019-06-191-0/+84
* Revert rL363678 : AMDGPU: Add ds_gws_init / ds_gws_barrier intrinsicsSimon Pilgrim2019-06-191-85/+0
* AMDGPU: Add ds_gws_init / ds_gws_barrier intrinsicsMatt Arsenault2019-06-181-0/+85
* [AMDGPU] gfx10 conditional registers handlingStanislav Mekhanoshin2019-06-161-5/+15
* AMDGPU: Fix dropping memref for ds append/consumeMatt Arsenault2019-06-141-1/+3
* AMDGPU: Fix input chain when gluing copies to m0Matt Arsenault2019-06-141-2/+5
* AMDGPU: Refactor to prepare for manually selecting more intrinsicsMatt Arsenault2019-06-141-9/+19
* AMDGPU: Invert frame index offset interpretationMatt Arsenault2019-06-051-4/+4
* [AMDGPU] gfx1010 VMEM and SMEM implementationStanislav Mekhanoshin2019-04-301-42/+29
* [AMDGPU] gfx1010 VOP2 changesStanislav Mekhanoshin2019-04-261-0/+52
* [AMDGPU] Added v5i32 and v5f32 register classesTim Renouf2019-03-221-0/+2
* [AMDGPU] Support for v3i32/v3f32Tim Renouf2019-03-211-0/+2
* [AMDGPU] Fix clamp bit DAG operandMichael Liao2019-03-201-5/+8
* [AMDGPU] Asm/disasm clamp modifier on vop3 int arithmeticTim Renouf2019-03-181-10/+22
* [AMDGPU] Silence gcc 7 warningsStanislav Mekhanoshin2019-03-131-30/+0
* AMDGPU: Move d16 load matching to preprocess stepMatt Arsenault2019-03-081-35/+174
* AMDGPU: Add DS append/consume intrinsicsMatt Arsenault2019-01-281-15/+72
* Codegen support for atomicrmw fadd/fsubMatt Arsenault2019-01-221-1/+1
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* AMDGPU: Don't peel of the offset if the resulting base could possibly be nega...Changpeng Fang2018-12-211-3/+7
* AMDGPU: Avoid selecting ds_{read,write}2_b32 on SINicolai Haehnle2018-10-171-2/+0
* [AMDGPU] Rename pass "isel" to "amdgpu-isel"Fangrui Song2018-10-031-2/+2
* [AMDGPU] Removed unused methodTim Renouf2018-09-131-22/+0
OpenPOWER on IntegriCloud