summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AArch64/AArch64Subtarget.h
Commit message (Expand)AuthorAgeFilesLines
* GlobalISel: implement legalization pass, with just one transformation.Tim Northover2016-07-221-0/+1
* Target: Remove unused arguments from overrideSchedPolicy, NFCDuncan P. N. Exon Smith2016-07-011-2/+1
* [AArch64] Restore codegen for AArch64 Cortex-A72/A73 after NFCISilviu Baranga2016-06-211-0/+2
* [AARCH64] Add support for Broadcom VulcanPankaj Gode2016-06-201-1/+2
* [AArch64] Add preferred alignments for Exynos M1Evandro Menezes2016-06-101-0/+4
* RAS extensions are part of ARMv8.2-A. This change enables them by introducing aSjoerd Meijer2016-06-031-0/+2
* AArch64: Do not test for CPUs, use SubtargetFeaturesMatthias Braun2016-06-021-11/+58
* AArch64Subtarget: Use default member initializersMatthias Braun2016-05-271-13/+13
* [GlobalISel] Move GISelAccessor class into public headersTom Stellard2016-04-141-4/+4
* [AArch64] Teach the subtarget how to get to the RegisterBankInfo.Quentin Colombet2016-04-061-2/+11
* [GlobalISel] Re-apply r260922-260923 with MSVC-friendly code.Quentin Colombet2016-02-161-0/+4
* Reverting r260922-260923; they cause link failures with MSVC.Aaron Ballman2016-02-161-3/+0
* [GlobalISel] Get rid of the ifdefs in TargetLowering.Quentin Colombet2016-02-161-0/+3
* [AArch64] Enable post-RA MI scheduler for Kryo.Chad Rosier2016-02-121-1/+1
* [AArch64] Add support for Qualcomm Kryo CPU.Chad Rosier2016-02-121-1/+3
* [AArch64] Add support for Samsung Exynos-M1MinSeong Kim2016-01-051-1/+9
* [AArch64] Enable PostRAScheduler for AArch64 generic build.Chad Rosier2015-12-211-1/+2
* Revert "[AArch64] Enable PostRAScheduler for AArch64 generic build"Rafael Espindola2015-12-171-2/+1
* [AArch64] Enable PostRAScheduler for AArch64 generic buildMinSeong Kim2015-12-171-1/+2
* [AArch64]: Add support for Cortex-A35Christof Douma2015-12-021-1/+1
* [AArch64] Add ARMv8.2-A Statistical Profiling ExtensionOliver Stannard2015-12-011-0/+2
* [AArch64] Add subtarget features for ARMv8.2-AOliver Stannard2015-11-261-0/+4
* AArch64: add experimental support for address tagging.Tim Northover2015-11-101-0/+4
* Add Triple::isAndroid().Evgeniy Stepanov2015-10-081-0/+1
* Revert r247692: Replace Triple with a new TargetTuple in MCTargetDesc/* and r...Daniel Sanders2015-09-151-3/+0
* Re-commit r247683: Replace Triple with a new TargetTuple in MCTargetDesc/* an...Daniel Sanders2015-09-151-0/+3
* Revert r247684 - Replace Triple with a new TargetTuple ...Daniel Sanders2015-09-151-3/+0
* Replace Triple with a new TargetTuple in MCTargetDesc/* and related. NFC.Daniel Sanders2015-09-151-0/+3
* [AArch64] Lower READCYCLECOUNTER using MRS PMCCTNR_EL0.Ahmed Bougacha2015-09-011-0/+2
* [AArch64] Define subtarget feature strict-align.Akira Hatanaka2015-07-291-0/+5
* [AArch64] Define subtarget feature "reserve-x18", which is used to decideAkira Hatanaka2015-07-251-0/+4
* Revert r240137 (Fixed/added namespace ending comments using clang-tidy. NFC)Alexander Kornienko2015-06-231-1/+1
* Fixed/added namespace ending comments using clang-tidy. NFCAlexander Kornienko2015-06-191-1/+1
* Rename TargetSubtargetInfo::enablePostMachineScheduler() to enablePostRASched...Matthias Braun2015-06-131-1/+1
* Replace string GNU Triples with llvm::Triple in MCSubtargetInfo and create*MC...Daniel Sanders2015-06-101-1/+2
* [AArch64] Rename v8.1a from "extension" to "architecture"Vladimir Sukharev2015-04-011-2/+4
* [AArch64, ARM] Add v8.1a architecture and generic cpuVladimir Sukharev2015-03-261-0/+2
* Revert "Migrate the AArch64 TargetRegisterInfo to its TargetMachine"Eric Christopher2015-03-181-4/+4
* Migrate the AArch64 TargetRegisterInfo to its TargetMachineEric Christopher2015-03-121-4/+4
* Remove the need to cache the subtarget in the AArch64 TargetRegisterInfoEric Christopher2015-03-121-0/+1
* Move DataLayout back to the TargetMachine from TargetSubtargetInfoEric Christopher2015-01-261-3/+3
* [AArch64] Disable useAA for Cortex-A57.Hao Liu2014-11-191-1/+1
* [PBQP] Replace PBQPBuilder with composable constraints (PBQPRAConstraint).Lang Hames2014-10-091-0/+2
* constify TargetMachine parameter.Eric Christopher2014-10-031-1/+2
* [AArch64] Enable post-RA MI scheduler.Chad Rosier2014-09-121-0/+3
* [AArch64] Enabled AA support for Cortex-A57.Chad Rosier2014-09-081-1/+1
* [AArch64] Enabled AA support for Cortex-A53.Chad Rosier2014-09-081-0/+2
* Canonicalize header guards into a common format.Benjamin Kramer2014-08-131-3/+3
* [AArch64] Add a few isTarget* API to AArch64 Subtarget.Chad Rosier2014-08-061-1/+4
* Remove the TargetMachine forwards for TargetSubtargetInfo basedEric Christopher2014-08-041-5/+10
OpenPOWER on IntegriCloud