summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AArch64/AArch64Subtarget.cpp
Commit message (Expand)AuthorAgeFilesLines
* Revert r372893 "[CodeGen] Replace -max-jump-table-size with -max-jump-table-t...Hans Wennborg2019-09-271-2/+2
* [CodeGen] Replace -max-jump-table-size with -max-jump-table-targetsEvandro Menezes2019-09-251-2/+2
* [LLVM][Alignment] Make functions using log of alignment explicitGuillaume Chatelet2019-09-051-16/+16
* [llvm] Migrate llvm::make_unique to std::make_uniqueJonas Devlieghere2019-08-151-1/+1
* [GlobalISel] Make the InstructionSelector instance non-const, allowing state ...Amara Emerson2019-08-131-1/+1
* [AArch64] Set pref. func. align to 8 bytes on Neoverse E1 & Cortex-A65Pablo Barrio2019-08-091-0/+2
* [AArch64] Set preferred function alignment to 16 bytes on Neoverse N1Pablo Barrio2019-08-051-0/+2
* AArch64: Add a tagged-globals backend feature.Peter Collingbourne2019-07-311-0/+7
* SelectionDAG, MI, AArch64: Widen target flags fields/arguments from unsigned ...Peter Collingbourne2019-07-311-2/+2
* [ARM][AArch64] Support for Cortex-A65 & A65AE, Neoverse E1 & N1Pablo Barrio2019-07-251-0/+5
* [AArch64] Add support for Cortex-A76 and Cortex-A76AELuke Cheeseman2019-02-251-0/+1
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* [AArch64] Refactor the scheduling predicates (1/3) (NFC)Evandro Menezes2018-11-261-4/+4
* [AArch64] Support HiSilicon's TSV110 processorBryan Chan2018-11-091-0/+5
* [AArch64] Sort switch cases (NFC)Evandro Menezes2018-10-311-20/+23
* [AArch64] Support adding X[8-15,18] registers as CSRs.Tri Vo2018-09-221-0/+1
* Verify commit access in fixing typoCalixte Denizet2018-09-191-1/+1
* [AArch64] Support reserving x1-7 registers.Nick Desaulniers2018-09-071-1/+5
* [MinGW] Move code for indicating "potentially not DSO local" into shouldAssum...Martin Storsjo2018-09-041-12/+9
* [MinGW] [AArch64] Add stubs for potential automatic dllimported variablesMartin Storsjo2018-09-041-2/+7
* [AArch64] Add Tiny Code Model for AArch64David Green2018-08-221-1/+3
* AArch64: Implement support for the shadowcallstack attribute.Peter Collingbourne2018-04-041-2/+3
* [AArch64] Reserve x18 register on FuchsiaPetr Hosek2018-04-011-2/+2
* [AArch64] Properly handle dllimport of variables when using fast-iselMartin Storsjo2018-01-301-3/+6
* [AArch64] Add pipeline model for Exynos M3Evandro Menezes2018-01-301-0/+6
* AArch64: Fix emergency spillslot being out of reach for large callframesMatthias Braun2018-01-191-0/+10
* Revert "AArch64: Fix emergency spillslot being out of reach for large callfra...Matthias Braun2018-01-101-10/+0
* AArch64: Fix emergency spillslot being out of reach for large callframesMatthias Braun2018-01-101-0/+10
* AArch64/X86: Factor out common bzero logic; NFCMatthias Braun2017-12-181-13/+0
* Remove redundant includes from lib/Target/AArch64.Michael Zolotukhin2017-12-131-4/+0
* [aarch64][globalisel] Define G_ATOMIC_CMPXCHG and G_ATOMICRMW_* and make them...Daniel Sanders2017-11-281-1/+1
* [AArch64] Add basic support for Qualcomm's Saphira CPU.Chad Rosier2017-09-251-0/+5
* [ARM][AArch64] Cortex-A75 and Cortex-A55 supportSam Parker2017-08-211-2/+2
* Reapply "[GlobalISel] Remove the GISelAccessor API."Quentin Colombet2017-08-151-46/+11
* Revert "[GlobalISel] Remove the GISelAccessor API."Quentin Colombet2017-08-081-11/+46
* [GlobalISel] Remove the GISelAccessor API.Quentin Colombet2017-08-041-46/+11
* [GlobalISel] Make GlobalISel a non-optional library.Quentin Colombet2017-08-031-8/+0
* [AArch64] Use 8 bytes as preferred function alignment on Cortex-A53.Florian Hahn2017-07-291-1/+3
* [COFF, ARM64] Reserve X18 register by defaultMandeep Singh Grang2017-07-181-1/+2
* [AArch64] Use 16 bytes as preferred function alignment on Cortex-A73.Florian Hahn2017-07-181-1/+3
* [AArch64] Use 16 bytes as preferred function alignment on Cortex-A57.Florian Hahn2017-07-071-0/+1
* [AArch64] Use 16 bytes as preferred function alignment on Cortex-A72.Florian Hahn2017-07-071-1/+3
* [Falkor] Enable SW Prefetch.Haicheng Wu2017-06-121-0/+4
* Revert r291254: [AArch64] Reduce vector insert/extract cost for FalkorMatthew Simpson2017-05-241-1/+0
* [globalisel][tablegen] Demote OptForSize/OptForMinSize/ForCodeSize to per-fun...Daniel Sanders2017-05-191-3/+2
* [SLP] Enable 64-bit wide vectorization on AArch64Adam Nemet2017-05-151-0/+8
* [AArch64] Move GISel accessor initialization from TargetMachine to Subtarget.Quentin Colombet2017-05-011-1/+64
* [globalisel][tablegen] Compute available feature bits correctly.Daniel Sanders2017-04-291-2/+3
* AArch64: put nonlazybind special handling behind a flag for now.Tim Northover2017-04-171-1/+6
* AArch64: support nonlazybindTim Northover2017-04-171-0/+17
OpenPOWER on IntegriCloud