summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp
Commit message (Expand)AuthorAgeFilesLines
* [AArch64][RegisterBankInfo] Switch to fully static opds mapping for G_BITCAST.Quentin Colombet2016-10-131-4/+10
* [AArch64][RegisterBankInfo] Provide alternative mappings for 64-bit loadQuentin Colombet2016-10-131-1/+30
* [AArch64][RegisterBankInfo] Provide alternative mappings for G_BITCASTs.Quentin Colombet2016-10-131-8/+45
* [AArch64][RegisterBankInfo] Describe cross regbank copies statically.Quentin Colombet2016-10-131-0/+30
* [AArch64][RegisterBankInfo] Use static mapping for same bank G_BITCAST.Quentin Colombet2016-10-131-0/+8
* [AArch64][RegisterBankInfo] Bump the cost of vector loads.Quentin Colombet2016-10-131-0/+10
* [AArch64][RegisterBankInfo] Use a proper cost for cross regbank G_BITCASTs.Quentin Colombet2016-10-131-2/+11
* [AArch64][RegisterBankInfo] Provide more realistic copy costs.Quentin Colombet2016-10-131-1/+10
* [AArch64][RegisterBankInfo] Add getSameKindofOperandsMapping.Quentin Colombet2016-10-031-26/+44
* [AArch64][RegisterBankInfo] Use the helper functions for the checksQuentin Colombet2016-09-301-29/+26
* [AArch64][RegisterBankInfo] Rename getValueMappingIdx to getValueMappingQuentin Colombet2016-09-301-8/+10
* [AArch64][RegisterBankInfo] Compress the ValueMapping table a bit.Quentin Colombet2016-09-301-21/+15
* [AArch64][RegisterBankInfo] Refactor the code to access AArch64::ValMappingQuentin Colombet2016-09-301-23/+13
* [AArch64][RegisterBankInfo] Rename getRegBankIdx to getRegBankIdxOffsetQuentin Colombet2016-09-301-16/+21
* [AArch64][RegisterBankInfo] Use the static opds mapping for alt mappingsQuentin Colombet2016-09-301-14/+7
* [AArch64][RegisterBankInfo] Use static mapping for 3-operands instrs.Quentin Colombet2016-09-301-0/+50
* [AArch64][RegisterBankInfo] Add static value mapping for 3-op instrs.Quentin Colombet2016-09-301-11/+36
* [AArch64][RegisterBankInfo] Check the statically created ValueMapping.Quentin Colombet2016-09-301-0/+18
* [RegisterBankInfo] Uniquely generate OperandsMapping.Quentin Colombet2016-09-281-16/+27
* [AArch64][RegisterBankInfo] Switch to statically allocated ValueMapping.Quentin Colombet2016-09-271-10/+5
* [RegisterBankInfo] Uniquely generate ValueMapping.Quentin Colombet2016-09-241-9/+9
* [AArch64][RegisterBankInfo] Sanity check TableGen'ed like inputs.Quentin Colombet2016-09-231-0/+47
* [AArch64][RegisterBankInfo] Switch to TableGen'ed like PartialMapping.Quentin Colombet2016-09-231-20/+29
* [RegisterBankInfo] Use array instead of SmallVector for BreakDown.Quentin Colombet2016-09-231-5/+12
* [RegisterBankInfo] Move to statically allocated RegisterBank.Quentin Colombet2016-09-221-1/+19
* [AArch64][GlobalISel] Add default regbank mapping for int<>FP.Ahmed Bougacha2016-09-161-0/+10
* [AArch64][GlobalISel] Add default regbank mapping for G_FCMP.Ahmed Bougacha2016-09-161-0/+10
* [AArch64][GlobalISel] Add default regbank mapping for FP ops.Ahmed Bougacha2016-09-161-1/+18
* [AArch64][GlobalISel] Add default regbank mappings for mixed-type ops.Ahmed Bougacha2016-09-161-18/+36
* [AArch64][GlobalISel] Use the generic DefaultMapping as the default.Ahmed Bougacha2016-09-161-2/+1
* GlobalISel: remove "unsized" LLTTim Northover2016-09-151-1/+1
* GlobalISel: move type information to MachineRegisterInfo.Tim Northover2016-09-091-1/+4
* GlobalISel: implement low-level type with just size & vector lanes.Tim Northover2016-07-201-0/+25
* [AArch64][RegisterBankInfo] G_OR are fine on either GPR or FPR.Quentin Colombet2016-06-081-0/+55
* [AArch64][RegisterBankInfo] Use the generic implementation of copyCost.Quentin Colombet2016-06-081-1/+2
* [RegisterBankInfo] Add a size argument for the cost of copy.Quentin Colombet2016-06-081-1/+2
* [RegisterBankInfo] Change the API for the verify methods.Quentin Colombet2016-04-211-1/+1
* [AArch64] Fix a typo in the register class to register bank mapping.Quentin Colombet2016-04-071-1/+1
* [RegisterBank] Rename RegisterBank::contains into RegisterBank::covers.Quentin Colombet2016-04-071-4/+4
* [AArch64] Teach RegisterBankInfo about the CC register bank.Quentin Colombet2016-04-071-0/+11
* [AArch64] Teach RegisterBankInfo about the mapping of register classesQuentin Colombet2016-04-071-0/+35
* Put quotes around #error string.James Y Knight2016-04-061-1/+1
* [AArch64] Change the CMake to avoid to build GlobalISel related APIsQuentin Colombet2016-04-061-10/+2
* [AArch64] Use the default constructor of RegisterBankInfo when GlobalISel is ...Quentin Colombet2016-04-061-1/+1
* [AArch64] Initial implementation of the targeting of the register bank inform...Quentin Colombet2016-04-051-0/+73
OpenPOWER on IntegriCloud