summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AArch64/AArch64InstrInfo.td
Commit message (Expand)AuthorAgeFilesLines
* Revert r225165 and r225169Karthik Bhat2015-01-071-39/+0
* [AArch64] Improve codegen of store lane instructions by avoiding GPR usage.Ahmed Bougacha2015-01-051-2/+2
* [AArch64] Improve codegen of store lane 0 instructions by directly storing th...Ahmed Bougacha2015-01-051-0/+27
* Select lower fsub,fabs pattern to fabd on AArch64Karthik Bhat2015-01-051-0/+12
* Select lower sub,abs pattern to sabd on AArch64Karthik Bhat2015-01-051-0/+27
* Lower multiply-negate operation to mneg on AArch64Karthik Bhat2014-12-221-0/+4
* [AArch64] MachO large code-model: Materialize FP constants in code.Juergen Ributzka2014-12-101-0/+18
* Replace neverHasSideEffects=1 with hasSideEffects=0 in all .td files.Craig Topper2014-11-261-7/+7
* AArch64: Pattern match integer vector abs like we do on ARM.Benjamin Kramer2014-11-041-0/+22
* [AArch64] Generate vector signed/unsigned mul and mla/mls long.Chad Rosier2014-10-081-0/+45
* Add missing natual vector cast.Asiri Rathnayake2014-10-011-0/+1
* AArch64: fix vector-immediate BIC/ORR on big-endian devices.Tim Northover2014-09-041-0/+12
* AArch64: fix big-endian immediate materialisationTim Northover2014-09-041-0/+54
* [AArch64] Fix some failures exposed by value type v4f16 and v8f16.Jiangning Liu2014-08-291-0/+9
* Teach the AArch64 backend about v4f16 and v8f16Oliver Stannard2014-08-271-0/+199
* [AArch64] Disable some optimization cases for type conversion from sint to fp...Jiangning Liu2014-07-241-3/+4
* CodeGen: emit IR-level f16 conversion intrinsics as fptrunc/fpextTim Northover2014-07-211-84/+0
* CodeGen: extend f16 conversions to permit types > float.Tim Northover2014-07-171-18/+18
* Port memory barriers intrinsics to AArch64Yi Kong2014-07-171-4/+14
* AArch64: remove unnecessary pseudo-instruction.Tim Northover2014-07-141-2/+3
* [AArch64] Add logical alias instructions to MC AsmParserArnaud A. de Grandmaison2014-07-101-4/+4
* AArch64: Better codegen for storing to __fp16.Jim Grosbach2014-07-091-0/+40
* AArch64: Better codegen for loading from __fp16.Jim Grosbach2014-07-081-0/+35
* AArch64: whitespace cleanupSaleem Abdulrasool2014-07-061-1/+1
* AArch64: Add backend intrinsic for rbit.Jim Grosbach2014-06-161-0/+4
* AArch64/ARM64: move ARM64 into AArch64's placeTim Northover2014-05-241-0/+5284
* AArch64/ARM64: remove AArch64 from tree prior to renaming ARM64.Tim Northover2014-05-241-5388/+0
* AArch64: disable printing of add/sub aliasTim Northover2014-05-161-1/+2
* AArch64: disable printing of MOV -> MOVZ aliasesTim Northover2014-05-161-1/+1
* TableGen: use PrintMethods to print more aliasesTim Northover2014-05-121-3/+4
* [AArch64] Add SchedRW lists to NEON instructions.Chad Rosier2014-03-211-53/+76
* AArch64: error when both positional & named operands are used.Tim Northover2014-03-131-0/+3
* [AArch64] This is a work in progress to provide a machine descriptionChad Rosier2014-03-061-178/+335
* Revert "[AArch64] This is a work in progress to provide a machine description"Chad Rosier2014-03-041-335/+178
* [AArch64] This is a work in progress to provide a machine descriptionChad Rosier2014-03-031-178/+335
* trivial test commitAlbrecht Kadlec2014-02-241-1/+0
* [AArch64] Add register constraints to avoid generating STLXR and STXR with un...Kevin Qin2014-02-211-0/+1
* [AArch64] Check fmul node single use in fused multiply patternsAna Pazos2013-12-241-8/+17
* [AArch64 NEON] Fixed fused multiply negate add/sub patternsAna Pazos2013-12-241-6/+6
* [AArch64 NEON]Implment loading vector constant form constant pool.Kevin Qin2013-12-181-0/+1
* [AArch64] Implemented AdvSIMD scalar x indexed element format and AdvSIMD scalarChad Rosier2013-11-121-1/+1
* [AArch64] Make the use of FP instructions optional, but enabled by default.Amara Emerson2013-10-311-1/+20
* [AArch64] Add support for NEON scalar floating-point compare instructions.Chad Rosier2013-10-301-0/+7
* Initial support for Neon scalar instructions.Jiangning Liu2013-09-241-8/+8
* AArch64: use RegisterOperand for NEON registers.Tim Northover2013-09-131-5/+7
* AArch64: add initial NEON supportTim Northover2013-08-011-0/+40
* AArch64: correct CodeGen of MOVZ/MOVK combinations.Tim Northover2013-07-011-8/+11
* AArch64: implement large code model access to global variables.Tim Northover2013-05-041-7/+24
* AArch64: remove useless commentTim Northover2013-04-201-2/+0
* AArch64: remove barriers from AArch64 atomic operations.Tim Northover2013-04-081-41/+49
OpenPOWER on IntegriCloud