summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
Commit message (Expand)AuthorAgeFilesLines
* [AArch64] Check for simple type in FPToUIntSam Parker2019-06-031-0/+3
* [AArch64] Handle ISD::LRINT and ISD::LLRINTAdhemerval Zanella2019-05-281-0/+2
* [AArch64] Preserve X8 for thunks ending in variadic musttail callsReid Kleckner2019-05-241-0/+6
* [AArch64] Skip mask checks for masks with an odd number of elements.Florian Hahn2019-05-211-0/+6
* [AArch64] Handle ISD::LROUND and ISD::LLROUNDAdhemerval Zanella2019-05-161-0/+2
* [COFF, ARM64] Fix ABI implementation of struct returnsMandeep Singh Grang2019-05-031-1/+51
* [TargetLowering] Change getOptimalMemOpType to take a function attribute listSjoerd Meijer2019-04-301-7/+6
* [AArch64] Teach getTestBitOperand to look through ANY_EXTENDSCraig Topper2019-04-101-0/+6
* [IR] Refactor attribute methods in Function class (NFC)Evandro Menezes2019-04-041-1/+1
* [CodeGen] Refactor the option for the maximum jump table sizeEvandro Menezes2019-03-291-2/+2
* [AArch64] Optimize floating point materializationAdhemerval Zanella2019-03-181-3/+13
* [TargetLowering] Add code size information on isFPImmLegal. NFCAdhemerval Zanella2019-03-181-1/+2
* [AArch64] Turn BIC immediate creation into a DAG combineNikita Popov2019-03-151-43/+44
* [SDAG][AArch64] Legalize VECREDUCENikita Popov2019-03-111-2/+4
* [AArch64] Improve FP16 instruction selection for vector round and vector conv...Abderrazek Zaafrani2019-03-061-3/+16
* [AArch64] Improve FP16 vector convert from short instructions.Abderrazek Zaafrani2019-02-281-6/+15
* [AArch64] Generate FP16 vector compare instructions.Abderrazek Zaafrani2019-02-281-4/+4
* [AArch64] Support reserving arbitrary general purpose registersPetr Hosek2019-02-131-40/+10
* [AArch64] Expand v8i8 cttz (PR39729)Nikita Popov2019-02-121-9/+1
* [AArch64] Fix condition for "high-vector" DUP optimizations.Eli Friedman2019-02-081-10/+11
* [CGP] Add support for sinking operands to their users, if they are free.Florian Hahn2019-02-051-0/+107
* [COFF, ARM64] Fix localaddress to handle stack realignment and variable size ...Mandeep Singh Grang2019-02-011-9/+3
* [opaque pointer types] Pass value type to GetElementPtr creation.James Y Knight2019-02-011-5/+8
* [opaque pointer types] Pass function types to CallInst creation.James Y Knight2019-02-011-1/+1
* [AArch64] Optimize floating point materializationAdhemerval Zanella2019-02-011-24/+20
* [opaque pointer types] Add a FunctionCallee wrapper type, and use it.James Y Knight2019-02-011-6/+7
* Revert "[opaque pointer types] Add a FunctionCallee wrapper type, and use it."James Y Knight2019-01-311-7/+6
* [opaque pointer types] Add a FunctionCallee wrapper type, and use it.James Y Knight2019-01-311-6/+7
* [AArch64] Include AArch64GenCallingConv.inc onceReid Kleckner2019-01-281-2/+0
* Reapply "IR: Add fp operations to atomicrmw"Matt Arsenault2019-01-221-0/+3
* Revert r351778: IR: Add fp operations to atomicrmwChandler Carruth2019-01-221-3/+0
* IR: Add fp operations to atomicrmwMatt Arsenault2019-01-221-0/+3
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* Allow FP types for atomicrmw xchgMatt Arsenault2019-01-171-3/+11
* [COFF, ARM64] Implement support for SEH extensions __try/__except/__finallyMandeep Singh Grang2019-01-161-0/+28
* [AArch64] Explicitly use v1i64 type for llvm.aarch64.neon.abs.i64 .Eli Friedman2019-01-151-3/+13
* [AArch64] Fix operation actions for FP16 vector intrinsicsBryan Chan2019-01-101-20/+22
* AArch64: avoid splitting vector truncating stores.Tim Northover2019-01-081-0/+11
* [AArch64] Always use the version of computeKnownBits that returns a value. NFCI.Simon Pilgrim2018-12-211-2/+2
* Introduce control flow speculation tracking pass for AArch64Kristof Beyls2018-12-181-2/+16
* [AArch64] Catch some more CMN opportunities.Arnaud A. de Grandmaison2018-12-131-0/+5
* AArch64: Fix invalid CCMP emissionMatthias Braun2018-12-061-93/+124
* [SelectionDAG][AArch64][X86] Move legalization of vector MULHS/MULHU from Leg...Craig Topper2018-11-291-65/+2
* AArch64ISelLowering: Remove a return-of-assignment to allow NRVODavid Blaikie2018-11-261-1/+1
* [AArch64] Fix SelectionDAG infinite loop for v1i64 SCALAR_TO_VECTORJohn Brawn2018-11-221-1/+4
* [x86] allow vector load narrowing with multi-use valuesSanjay Patel2018-11-101-0/+4
* [ARM64] [Windows] Handle funcletsEli Friedman2018-11-091-0/+24
* [COFF, ARM64] Add support for MSVC buffer security checkMandeep Singh Grang2018-11-091-0/+33
* AArch64: Cleanup CCMP code; NFCMatthias Braun2018-11-061-29/+30
* [TargetLowering] Change TargetLoweringBase::getPreferredVectorAction to take ...Craig Topper2018-11-051-4/+3
OpenPOWER on IntegriCloud