summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AArch64/AArch64FastISel.cpp
Commit message (Expand)AuthorAgeFilesLines
* Move BB succ_iterator to be inside TerminatorInst. NFC.Pete Cooper2015-08-051-2/+2
* Convert some AArch64 code to foreach loops. NFC.Pete Cooper2015-08-031-4/+3
* De-constify pointers to Type since they can't be modified. NFCCraig Topper2015-08-011-1/+1
* [AArch64][FastISel] Always use an AND instruction when truncating to non-lega...Juergen Ributzka2015-07-251-31/+24
* Make TargetLowering::getPointerTy() taking DataLayout as an argumentMehdi Amini2015-07-091-20/+21
* Redirect DataLayout from TargetMachine to Module in ComputeValueVTs()Mehdi Amini2015-07-091-1/+1
* fix formatting; NFCSanjay Patel2015-07-011-2/+2
* Use MCSymbols for FastISel.Rafael Espindola2015-06-231-13/+16
* On behalf of Alexandros Lamprineas:Evgeny Astigeevich2015-06-151-0/+6
* Change Function::getIntrinsicID() to return an Intrinsic::ID. NFC.Pete Cooper2015-05-201-2/+2
* [AArch64] Fix sext/zext folding in address arithmetic.Pete Cooper2015-05-071-29/+32
* [AArch64][FastISel] Variant of the logical instructions that use two inputQuentin Colombet2015-05-011-1/+1
* [AArch64][FastISel] Fix the setting of kill flags for MUL -> UMULH sequences.Quentin Colombet2015-05-011-2/+8
* [AArch64] Fix bad register class constraint in fast-isel for TST instruction.Quentin Colombet2015-04-301-1/+4
* Disable AArch64 fast-isel on big-endian call vector returns.Pete Cooper2015-04-161-0/+5
* [AArch64][FastISel] Fix integer extend optimization.Juergen Ributzka2015-04-091-5/+6
* Refactor: Simplify boolean expressions in AArch64 targetDavid Blaikie2015-03-241-1/+1
* Have getCallPreservedMask and getThisCallPreservedMask take aEric Christopher2015-03-111-1/+1
* Clean up some uses of getSubtarget in AArch64.Eric Christopher2015-01-301-4/+4
* Migrate AArch64 except for TTI and AsmPrinter away from getSubtargetImpl.Eric Christopher2015-01-281-1/+1
* [AArch64] Implement GHC calling conventionGreg Fitzgerald2015-01-191-0/+2
* [AArch64] MachO large code-model: Materialize FP constants in code.Juergen Ributzka2014-12-101-0/+18
* [FastISel][AArch64] Fix a missing nullptr check in 'computeAddress'.Juergen Ributzka2014-12-091-1/+1
* AArch64: treat [N x Ty] as a block during procedure calls.Tim Northover2014-11-271-0/+1
* [FastISel][AArch64] Fix and extend the tbz/tbnz pattern matching.Juergen Ributzka2014-11-251-19/+20
* [FastISel][AArch64] Also allow folding of sign-/zero-extend and arithmeticChad Rosier2014-11-181-2/+3
* [FastISel][AArch64] Also allow folding of sign-/zero-extend and logicalChad Rosier2014-11-181-2/+3
* [FastISel][AArch64] Follow-up fix for "Fix shift-immediate emission for "zero...Juergen Ributzka2014-11-181-17/+26
* [FastISel][AArch64] Fix shift-immediate emission for "zero" shifts.Juergen Ributzka2014-11-181-6/+33
* [FastISel][AArch64] Don't bail during simple GEP instruction selection.Juergen Ributzka2014-11-131-0/+23
* [FastISel][AArch64] Optimize select when one of the operands is a 'true' or '...Juergen Ributzka2014-11-131-0/+61
* [FastISel][AArch64] Fold the cmp into the select when possible.Juergen Ributzka2014-11-131-0/+54
* [FastISel][AArch64] Extend 'select' lowering to support also i1 to i16.Juergen Ributzka2014-11-131-34/+46
* [FastISel][AArch64] Add support for fabs intrinsic.Juergen Ributzka2014-11-111-0/+26
* [AArch64][FastISel] Fix kill flags for integer extends.Juergen Ributzka2014-11-101-0/+8
* [FastISel][AArch64] Emit immediate version of icmp (subs) for null pointer ch...Juergen Ributzka2014-10-271-2/+6
* [FastISel][AArch64] Optimize compare-and-branch for i1 to use 'tbz'.Juergen Ributzka2014-10-271-0/+4
* [FastISel][AArch64] Use 'cbz' also for null values (pointers).Juergen Ributzka2014-10-271-15/+12
* [FastISel][AArch64] Don't fold the 'and' instruction into the 'tbz/tbnz' inst...Juergen Ributzka2014-10-271-2/+2
* [FastISel][AArch64] Fix load/store with frame indices.Juergen Ributzka2014-10-271-23/+20
* [AArch64] Fix fast-isel of cbz of i1, i8, i16Oliver Stannard2014-10-241-0/+6
* [AArch64] Fix miscompile of sdiv-by-power-of-2.Juergen Ributzka2014-10-161-3/+2
* Reapply "[FastISel][AArch64] Add custom lowering for GEPs."Juergen Ributzka2014-10-151-0/+76
* [FastISel][AArch64] Factor out add with immediate emission into a helper func...Juergen Ributzka2014-10-151-13/+28
* Revert "[FastISel][AArch64] Add custom lowering for GEPs."Juergen Ributzka2014-10-151-85/+0
* [FastISel][AArch64] Add custom lowering for GEPs.Juergen Ributzka2014-10-141-0/+85
* [FastISel][AArch64] Fix sign-/zero-extend folding when SelectionDAG is involved.Juergen Ributzka2014-10-141-39/+190
* [FastISel][AArch64] Teach the address computation code to also fold sign-/zer...Juergen Ributzka2014-10-071-0/+29
* [FastISel][AArch64] Teach the address computation to also fold sub instructions.Juergen Ributzka2014-10-071-1/+12
* [FastISel][AArch64] Fix "Fold sign-/zero-extends into the load instruction."Juergen Ributzka2014-10-071-64/+90
OpenPOWER on IntegriCloud