summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen
Commit message (Expand)AuthorAgeFilesLines
* [Strict FP] Allow more relaxed schedulingUlrich Weigand2019-07-161-10/+21
* [Remarks][NFC] Combine ParserFormat and SerializerFormatFrancis Visoiu Mistrih2019-07-161-0/+1
* [DAGCombiner] fold (addcarry (xor a, -1), b, c) -> (subcarry b, a, !c) and fl...Amaury Sechet2019-07-161-16/+28
* Fix parameter name comments using clang-tidy. NFC.Rui Ueyama2019-07-169-24/+24
* [WebAssembly] Rename except_ref type to exnrefHeejin Ahn2019-07-151-1/+1
* GlobalISel: Implement narrowScalar for vector extract/insert indexesMatt Arsenault2019-07-151-0/+11
* [PowerPC] Support fp128 libcallsFangrui Song2019-07-151-0/+28
* [DebugInfo] Add column info for inline sitesJonas Devlieghere2019-07-121-0/+1
* Delete dead storesFangrui Song2019-07-124-15/+3
* [DAGCombine] narrowExtractedVectorBinOp - wrap subvector extraction in helper...Simon Pilgrim2019-07-121-9/+11
* Revert "[DwarfDebug] Dump call site debug info"Djordje Todorovic2019-07-1210-393/+43
* [MachinePipeliner] Fix order for nodes with Anti dependence in same cycleJinsong Ji2019-07-121-0/+8
* [DAGCombine] narrowInsertExtractVectorBinOp - add CONCAT_VECTORS supportSimon Pilgrim2019-07-111-4/+14
* RegUsageInfoCollector: Skip calling conventions I missed beforeMatt Arsenault2019-07-111-0/+3
* GlobalISel: Use RegisterMatt Arsenault2019-07-111-5/+5
* OpaquePtr: switch to GlobalValue::getValueType in a few places. NFC.Tim Northover2019-07-111-2/+2
* OpaquePtr: use byval accessor instead of inspecting pointer type. NFC.Tim Northover2019-07-111-3/+2
* [SDAG] commute setcc operands to match a subtractSanjay Patel2019-07-101-0/+11
* [AArch64][GlobalISel] Optimize compare and branch cases with G_INTTOPTR and u...Amara Emerson2019-07-101-0/+3
* Move three folds for FADD, FSUB and FMUL in the DAG combiner away from Unsafe...Michael Berg2019-07-101-4/+4
* [TargetLowering] support BlockAddress as "i" inline asm constraintNick Desaulniers2019-07-101-0/+7
* GlobalISel: Legalization for G_FMINNUM/G_FMAXNUMMatt Arsenault2019-07-102-0/+71
* GlobalISel: Define the full family of FP min/max instructionsMatt Arsenault2019-07-101-0/+8
* [DAGCombine] visitINSERT_SUBVECTOR - use uint64_t subvector index. NFCI.Simon Pilgrim2019-07-101-1/+1
* Fix const/non-const lambda return type warning. NFCI.Simon Pilgrim2019-07-101-1/+1
* GlobalISel: Implement lower for G_FCOPYSIGNMatt Arsenault2019-07-091-0/+50
* GlobalISel: Combine unmerge of merge with intermediate castMatt Arsenault2019-07-091-3/+9
* [X86][AMDGPU][DAGCombiner] Move call to allowsMemoryAccess into isLoadBitCast...Craig Topper2019-07-091-15/+8
* Revert "[HardwareLoops] NFC - move hardware loop checking code to isHardwareL...Jinsong Ji2019-07-091-12/+33
* [AArch64][GlobalISel] Optimize conditional branches followed by unconditional...Amara Emerson2019-07-091-0/+62
* [DAGCombine] LoadedSlice - keep getOffsetFromBase() uint64_t offset. NFCI.Simon Pilgrim2019-07-091-1/+1
* [HardwareLoops] NFC - move hardware loop checking code to isHardwareLoopProfi...Chen Zheng2019-07-091-33/+12
* [MIPS GlobalISel] Register bank select for G_PHI. Select i64 phiPetar Avramovic2019-07-091-0/+28
* [CodeGen] AccelTable - remove non-constexpr (MSVC) Atom defsSimon Pilgrim2019-07-091-20/+0
* [NFC][AsmPrinter] Fix the formatting for the rL365467Djordje Todorovic2019-07-092-23/+21
* OpaquePtr: add Type parameter to Loads analysis API.Tim Northover2019-07-091-2/+4
* [DwarfDebug] Dump call site debug infoDjordje Todorovic2019-07-0910-38/+390
* [SelectionDAG] Simplify some calls to getSetCCResultType. NFCBjorn Pettersson2019-07-093-8/+4
* [LegalizeTypes] Fix saturation bug for smul.fix.satBjorn Pettersson2019-07-091-3/+3
* Fixing @llvm.memcpy not honoring volatile.Guillaume Chatelet2019-07-091-19/+24
* Revert r364515 and r364524Jeremy Morse2019-07-091-85/+2
* Reland "[LiveDebugValues] Emit the debug entry values"Djordje Todorovic2019-07-093-18/+127
* [MachinePipeliner] Fix Phi refers to Phi in same stage in 1st epilogueJinsong Ji2019-07-091-1/+1
* Changing CodeView debug info type record representation in assembly files to ...Nilanjana Basu2019-07-091-13/+52
* Standardize on MSVC behavior for triples with no environmentReid Kleckner2019-07-083-7/+5
* RegUsageInfoCollector: Don't iterate all regs for every reg classMatt Arsenault2019-07-081-31/+6
* GlobalISel: Convert some build functions to using SrcOp/DstOpMatt Arsenault2019-07-081-43/+54
* GlobalISel: widenScalar for G_BUILD_VECTORMatt Arsenault2019-07-081-0/+19
* [TargetLowering] SimplifyDemandedBits - just call computeKnownBits for BUILD_...Simon Pilgrim2019-07-081-23/+3
* [CodeGen] Add larger vector types for i32 and f32David Majnemer2019-07-071-1/+25
OpenPOWER on IntegriCloud