summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG
Commit message (Expand)AuthorAgeFilesLines
* Fix a bunch of places where operator-> was used directly on the return from d...Craig Topper2018-05-053-4/+4
* Mapping SDNode flags to MachineInstr flagsMichael Berg2018-05-041-1/+26
* Fast Math Flag mapping into SDNodeMichael Berg2018-05-043-9/+13
* [SelectionDAG] Refactor code by adding RegsForValue::getRegsAndSizes(). NFCIBjorn Pettersson2018-05-042-40/+43
* Reapply "[SelectionDAG] Selection of DBG_VALUE using a PHI node result (pt 2)"Bjorn Pettersson2018-05-032-6/+47
* Rename invariant.group.barrier to launder.invariant.groupPiotr Padlewski2018-05-032-2/+2
* Revert "[SelectionDAG] Selection of DBG_VALUE using a PHI node result (pt 2)"Martin Storsjo2018-05-032-36/+6
* [SelectionDAG] Selection of DBG_VALUE using a PHI node result (pt 2)Bjorn Pettersson2018-05-022-6/+36
* [DAGCombiner] Fix SDLoc in a (zext (zextload x)) combine (4/N)Vedant Kumar2018-05-011-33/+35
* [DAGCombiner] Fix SDLoc in a (sext (sextload x)) combine (3/N)Vedant Kumar2018-05-011-3/+3
* [DAGCombiner] Change the SDLoc on split extloads (2/N)Vedant Kumar2018-05-011-1/+1
* [DAGCombiner] Set the right SDLoc on a newly-created zextload (1/N)Vedant Kumar2018-05-011-1/+1
* Remove \brief commands from doxygen comments.Adrian Prantl2018-05-018-59/+59
* [DAGCombiner] rename function attribute for disabling ftrunc transformSanjay Patel2018-04-301-2/+2
* IWYU for llvm-config.h in llvm, additions.Nico Weber2018-04-303-0/+3
* [SelectionDAG] Improve selection of DBG_VALUE using a PHI node resultBjorn Pettersson2018-04-304-1/+40
* [DAGCombiner] Fix a case of 1 in non-splat vector pow2 divisorHeejin Ahn2018-04-271-0/+7
* [FastISel] Actually enable local value sinking by defaultReid Kleckner2018-04-271-4/+2
* [FastISel] Fix local value sinking algorithmic complexityReid Kleckner2018-04-271-3/+12
* DAG: Fix not legalizing vector fcanonicalizesMatt Arsenault2018-04-261-0/+1
* [DAGCombiner] limit ftrunc optimizations with function attributeSanjay Patel2018-04-261-0/+8
* [DAGCombiner] refactor FP->int->FP folds; NFCSanjay Patel2018-04-261-16/+26
* [DAGCombiner][X86] When promoting loads don't use ZEXTLOAD even its legalCraig Topper2018-04-241-8/+4
* [DAGCombiner] Unfold scalar masked merge if profitableRoman Lebedev2018-04-231-0/+67
* [SelectionDAG] Dump debug locs in SDNodesVedant Kumar2018-04-231-0/+4
* [SelectionDAG] Refactor lowering of atomic memory intrinsics.Daniel Neilson2018-04-232-91/+150
* [DAGCombine] (float)((int) f) --> ftrunc (PR36617)Sanjay Patel2018-04-201-0/+18
* [AMDGPU] Fix issues for backend divergence trackingDavid Stuttard2018-04-181-0/+1
* [XRay] Typed event logging intrinsicKeith Wyss2018-04-172-0/+57
* [DAGCombiner] Fix for oss-fuzz bugGerolf Hoflehner2018-04-171-1/+2
* [X86] Use APInt::isSubsetof instead of APInt::intersects to avoid a negation ...Craig Topper2018-04-151-2/+2
* [SelectionDAG][NFC] haveNoCommonBitsSet(): add FIXME notesRoman Lebedev2018-04-151-0/+2
* [DAGCombiner, PowerPC] allow X - (fpext(-Y) --> X + fpext(Y) with multiple usesSanjay Patel2018-04-151-6/+6
* [DAGCombiner] simplify code; NFCSanjay Patel2018-04-121-3/+2
* revert r328921 - [DAGCombine] (float)((int) f) --> ftrunc (PR36617)Sanjay Patel2018-04-121-18/+0
* [CodeGen] Allow printing MachineMemOperands with less context in SDAGDumperFrancis Visoiu Mistrih2018-04-121-8/+21
* [LegalizeTypes] Remove unnecessary type action check on the type of operand 0...Craig Topper2018-04-121-11/+5
* [FastISel] Disable local value sinking by defaultReid Kleckner2018-04-111-1/+8
* [DAGCombine] Improve ReduceLoad for SRLSam Parker2018-04-091-4/+34
* DAGCombiner: Combine SDIV with non-splat vector pow2 divisorZvi Rackover2018-04-081-28/+64
* [DAGCombiner] Fold (zext (and/or/xor (shl/shr (load x), cst), cst))Guozhi Wei2018-04-071-0/+78
* [DAGCombiner] Add a combine to turn a build vector of zero extends of extract...Craig Topper2018-04-071-0/+52
* [CodeGen] Change std::sort to llvm::sort in response to r327219Mandeep Singh Grang2018-04-064-17/+17
* [DAGCombine] Revert r329160Sam Parker2018-04-051-26/+0
* [DAGCombine] Improve ReduceLoadWidth for SRLSam Parker2018-04-041-0/+26
* [DAGCombine] (float)((int) f) --> ftrunc (PR36617)Sanjay Patel2018-03-311-0/+18
* Fix a bunch of typoes. NFCFangrui Song2018-03-302-2/+2
* [SelectionDAG] Removing FABS folding from DAGCombinerSanjay Patel2018-03-301-18/+0
* [IR][CodeGen] Remove dependency on EVT from IR/Function.cpp. Move EVT to Code...Craig Topper2018-03-2910-10/+10
* Remap values in PromotedFloatsPirama Arumuga Nainar2018-03-271-0/+6
OpenPOWER on IntegriCloud