summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG
Commit message (Expand)AuthorAgeFilesLines
* [SelectionDAGBuilder] Support llvm.flt.rounds on targets where i32 is not legalHal Finkel2016-10-102-0/+15
* DAG: Setting Masked-Expand-Load as a variant of Masked-Load nodeElena Demikhovsky2016-10-092-7/+7
* swifterror: Don't compute swifterror vregs during instruction selectionArnold Schwaighofer2016-10-074-152/+184
* [DAG] clean up foldSelectOfConstants(); NFCISanjay Patel2016-10-071-19/+14
* [DAG] move fold (select C, 0, 1 -> xor C, 1) to a helper function; NFCSanjay Patel2016-10-071-16/+31
* Delete some dead code in SelectionDAG (NFC)Vedant Kumar2016-10-063-59/+0
* Handle *_EXTEND_VECTOR_INREG during Integer LegalizationPirama Arumuga Nainar2016-10-062-0/+25
* [DAG] Generalize build_vector -> vector_shuffle combine for more than 2 inputsMichael Kuperstein2016-10-061-135/+191
* FastISel: Remove unused/un-overridden entry points. NFCI.Peter Collingbourne2016-10-051-23/+0
* [DAG] Teach computeKnownBits and ComputeNumSignBits in SelectionDAG to look t...Bjorn Pettersson2016-10-051-0/+34
* Use StringRef in FastISel API (NFC)Mehdi Amini2016-10-051-1/+1
* [SelectionDAG] Fix calling convention in expansion of ?MULO.whitequark2016-10-041-2/+12
* fix formatting; NFCSanjay Patel2016-10-031-8/+5
* Revert "In visitSTORE, always use FindBetterChain, rather than only when UseA...Nirav Dave2016-09-281-120/+271
* In visitSTORE, always use FindBetterChain, rather than only when UseAA is ena...Nirav Dave2016-09-281-271/+120
* [DAG] Remove isVectorClearMaskLegal() check from vector_build dagcombineMichael Kuperstein2016-09-281-7/+0
* Add support to optionally limit the size of jump tables.Evandro Menezes2016-09-261-12/+26
* [X86][avx512] Fix bug in masked compress store.Ayman Musa2016-09-261-3/+3
* [DAG] Fix incorrect alignment of ext load.Nirav Dave2016-09-221-1/+1
* Disable tail calls if there is an swifterror argumentArnold Schwaighofer2016-09-211-0/+5
* [AVX-512] Don't lower CVTPD2PS intrinsics to ISD::FP_ROUND with an X86 roundi...Craig Topper2016-09-181-1/+2
* [X86][SSE] Improve recognition of uitofp conversions that can be performed as...Simon Pilgrim2016-09-181-4/+0
* Change the order of the splitted store from high - low to low - high.Wei Mi2016-09-181-2/+2
* Make analyzeBranch family of instruction names consistentMatt Arsenault2016-09-141-1/+1
* getValueType().getScalarSizeInBits() -> getScalarValueSizeInBits(), round 2 ;...Sanjay Patel2016-09-142-5/+4
* getVectorElementType().getSizeInBits() -> getScalarSizeInBits() ; NFCISanjay Patel2016-09-146-16/+14
* getValueType().getSizeInBits() -> getValueSizeInBits() ; NFCISanjay Patel2016-09-1412-62/+54
* getValueType().getScalarSizeInBits() -> getScalarValueSizeInBits() ; NFCISanjay Patel2016-09-143-46/+33
* getScalarType().getSizeInBits() -> getScalarSizeInBits() ; NFCISanjay Patel2016-09-146-70/+70
* [CodeGen] Fix invalid shift in mul expansionPawel Bylica2016-09-131-6/+11
* [DAG] Allow build-to-shuffle combine to combine builds from two wide vectors.Michael Kuperstein2016-09-131-27/+53
* [DAGCombiner] Use APInt directly in (shl (zext (srl x, C)), C) combine range ...Simon Pilgrim2016-09-131-2/+2
* [DAGCombiner] Use APInt directly in (shl (ext (shl x, c1)), c2) combineSimon Pilgrim2016-09-131-11/+15
* Remove MVT:i1 xor instruction before SELECT. (Performance improvement).Ayman Musa2016-09-131-0/+16
* [DAG] Refactor BUILD_VECTOR combine to make it easier to extend. NFCI.Michael Kuperstein2016-09-131-123/+156
* [CodeGen] Split out the notions of MI invariance and MI dereferenceability.Justin Lebar2016-09-115-16/+20
* Create phi nodes for swifterror values at the end of the phi instructions listArnold Schwaighofer2016-09-091-1/+1
* [SelectionDAG] Ensure DAG::getZeroExtendInReg is called with a scalar typeSimon Pilgrim2016-09-092-3/+3
* [SDAGBuilder] Don't create a binary tree for switches in minsize modeJames Molloy2016-09-081-1/+2
* [SelectionDAG] Add BUILD_VECTOR support to computeKnownBits and SimplifyDeman...Simon Pilgrim2016-09-082-0/+47
* [DAGCombiner] Enable AND combines of splatted constant vectorsSimon Pilgrim2016-09-081-7/+7
* Shift-left (ISD::SHL) operation crashes on "DAG Legalization" phase.Elena Demikhovsky2016-09-071-21/+27
* Remove unnecessary call to getAllocatableRegClassMatt Arsenault2016-09-071-9/+15
* [DAGCombine] More fixups to SETCC legality checking (visitANDLike/visitORLike)Hal Finkel2016-09-061-28/+46
* [SelectionDAG] Simplify extract_subvector( insert_subvector ( Vec, In, Idx ),...Simon Pilgrim2016-09-061-0/+6
* Split the store of a wide value merged from an int-fp pair into multiple stores.Wei Mi2016-09-021-0/+103
* [DAGcombiner] Fix incorrect sinking of a truncate into the operand of a shift.Andrea Di Biagio2016-09-021-3/+3
* [SelectionDAGBuilder] Add const to relevant placesAditya Kumar2016-09-012-16/+17
* [Legalizer] Don't throw away false low half when expanding GT/LT SETCCMichael Kuperstein2016-09-011-9/+9
* [SelectionDAG] Generate vector_shuffle nodes for undersized result vector sizesMichael Kuperstein2016-09-011-45/+63
OpenPOWER on IntegriCloud