summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG
Commit message (Expand)AuthorAgeFilesLines
* Make this SmallVector size a power of two as suggested by ChandlerHans Wennborg2014-08-111-1/+1
* Increase the size of this SmallVector in CloneNodeWithValues.Hans Wennborg2014-08-111-1/+1
* Add support for scalarizing cttz_zero_undefPetar Jovanovic2014-08-101-0/+1
* Added a TLI hook to signal that the target does not have or does not care aboutPedro Artigas2014-08-081-5/+10
* [pr19635] Revert most of r170537, and add new testcase.Patrik Hagglund2014-08-081-1/+1
* [stack protector] Look through bitcasts to get global variableAkira Hatanaka2014-08-071-9/+19
* Temporarily Revert "Nuke the old JIT." as it's not quite ready toEric Christopher2014-08-071-2/+3
* Nuke the old JIT.Rafael Espindola2014-08-071-3/+2
* Optimize vector fabs of bitcasted constant integer values.Sanjay Patel2014-08-051-9/+15
* Have MachineFunction cache a pointer to the subtarget to make lookupsEric Christopher2014-08-055-14/+8
* [SDAG] Fix a really, really terrible bug in the DAG combiner.Chandler Carruth2014-08-041-2/+2
* Remove the TargetMachine forwards for TargetSubtargetInfo basedEric Christopher2014-08-0414-164/+228
* [x86] Don't add nodes to the combined set (and prune subsequentChandler Carruth2014-08-031-8/+8
* fix for PR20354 - Miscompile of fabs due to vectorizationSanjay Patel2014-08-031-1/+5
* [AArch64] Teach DAGCombiner that converting two consecutive loads into a vect...James Molloy2014-08-021-0/+7
* [SDAG] Refactor the code which deletes nodes in the DAG combiner to doChandler Carruth2014-08-021-54/+36
* Fix issues with ISD::FNEG and ISD::FMA SDNodes where they would not be consta...Owen Anderson2014-08-021-0/+12
* CodeGen: Remove commented out codeJustin Bogner2014-08-021-2/+0
* [SDAG] MorphNodeTo recursively deletes dead operands of the oldChandler Carruth2014-08-011-0/+4
* [SDAG] Begin simplifying the way in which the legalizer deletes nodes.Chandler Carruth2014-08-011-41/+25
* [PowerPC] Generate unaligned vector loads using intrinsics instead of regular...Hal Finkel2014-08-011-2/+5
* White space fix.Louis Gerbarg2014-07-311-1/+1
* Make sure no loads resulting from load->switch DAGCombine are marked invariantLouis Gerbarg2014-07-316-40/+53
* [FastISel] Fix the patchpoint intrinsic lowering in FastISel for large target...Juergen Ributzka2014-07-311-1/+1
* Retain alignment requirements for load->selects modified by DAGCombineLouis Gerbarg2014-07-301-2/+6
* Add support for scalarizing ctlz_zero_undefPetar Jovanovic2014-07-301-0/+1
* ARM: fix @llvm.convert.from.fp16 on softfloat targets.Tim Northover2014-07-291-1/+6
* [SDAG] Add DEBUG logging to the legalizer, fixing a "bug" found byChandler Carruth2014-07-282-6/+21
* Add alignment value to allowsUnalignedMemoryAccessMatt Arsenault2014-07-273-12/+17
* [SDAG] Add an assert that we don't mess up the number of values whenChandler Carruth2014-07-261-0/+3
* [SDAG] Simplify the code for handling single-value nodes and addChandler Carruth2014-07-261-8/+12
* [SDAG] When performing post-legalize DAG combining, run the legalizerChandler Carruth2014-07-262-61/+107
* Add @llvm.assume, lowering, and some basic propertiesHal Finkel2014-07-251-1/+2
* [stack protector] Fix a potential security bug in stack protector where theAkira Hatanaka2014-07-252-6/+50
* [SDAG] Don't insert the VRBase into a mapping from SDValues when the defChandler Carruth2014-07-251-6/+10
* Store nodes only have 1 result.Matt Arsenault2014-07-251-1/+1
* [SDAG] Start plumbing an assert into SDValues that we don't form oneChandler Carruth2014-07-251-1/+1
* [SDAG] Introduce a combined set to the DAG combiner which tracks nodesChandler Carruth2014-07-241-5/+21
* [x86] Make vector legalization of extloads work more like the "normal"Chandler Carruth2014-07-241-5/+22
* AA metadata refactoring (introduce AAMDNodes)Hal Finkel2014-07-2410-110/+116
* Fix indenting.Eric Christopher2014-07-231-13/+14
* Reorganize and simplify local variables.Eric Christopher2014-07-231-13/+11
* DAG: fp->int conversion for non-splat constants.Jim Grosbach2014-07-231-12/+11
* [AArch64] Lower sdiv x, pow2 using add + select + shift.Chad Rosier2014-07-231-3/+29
* [SDAG] Make the DAGCombine worklist not grow endlessly due to duplicateChandler Carruth2014-07-231-52/+71
* [SDAG] Refactor the code for inserting a newly allocated SDNode into theChandler Carruth2014-07-221-96/+86
* [SDAG] Remove a giant pile of asserts that may have helped track downChandler Carruth2014-07-221-40/+3
* Replace the result usages while legalizing cmpxchg.Logan Chien2014-07-211-4/+3
* Revert "[C++11] Add predecessors(BasicBlock *) / successors(BasicBlock *) ite...Duncan P. N. Exon Smith2014-07-211-2/+3
* CodeGen: emit IR-level f16 conversion intrinsics as fptrunc/fpextTim Northover2014-07-212-4/+17
OpenPOWER on IntegriCloud