summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp
Commit message (Expand)AuthorAgeFilesLines
* Update CodeGen to use hasMetadata as appropriate [NFC]Philip Reames2019-09-041-7/+7
* [CodeGen] Fix lowering for returning the result of an extractvalueDan Gohman2019-08-301-1/+1
* [FPEnv] Add fptosi and fptoui constrained intrinsics.Kevin P. Neal2019-08-281-0/+8
* [SelectionDAGBuilder] Hide existence of ConstantDataVector vector from visitG...Craig Topper2019-08-271-6/+5
* [SelectionDAGBuilder] Fix typo in comment. NFCCraig Topper2019-08-271-1/+1
* Do a sweep of symbol internalization. NFC.Benjamin Kramer2019-08-231-2/+3
* [TargetLowering] Remove optional arguments passing to makeLibCallShiva Chen2019-08-221-1/+3
* Apply llvm-prefer-register-over-unsigned from clang-tidy to LLVMDaniel Sanders2019-08-151-3/+4
* Add ptrmask intrinsicFlorian Hahn2019-08-151-0/+11
* [SelectionDAGBuilder] Teach gather/scatter getUniformBase to look through vec...Craig Topper2019-08-141-2/+7
* [SelectionDAG] Extend base addressing modes supported by MGATHER/MSCATTERCullen Rhodes2019-08-061-6/+14
* [LLVM][Alignment] Introduce Alignment TypeGuillaume Chatelet2019-08-051-4/+4
* Emit diagnostic if an inline asm constraint requires an immediateBill Wendling2019-08-031-7/+28
* Finish moving TargetRegisterInfo::isVirtualRegister() and friends to llvm::Re...Daniel Sanders2019-08-011-6/+5
* Added address-space mangling for stack related intrinsicsChristudasan Devadasan2019-07-221-2/+2
* [IPRA][ARM] Make use of the "returned" parameter attributeOliver Stannard2019-07-221-0/+2
* DAG: Handle dbg_value for arguments split into multiple subregsMatt Arsenault2019-07-191-23/+52
* Basic codegen for MTE stack tagging.Evgeniy Stepanov2019-07-171-0/+13
* OpaquePtr: use byval accessor instead of inspecting pointer type. NFC.Tim Northover2019-07-111-3/+2
* OpaquePtr: add Type parameter to Loads analysis API.Tim Northover2019-07-091-2/+4
* [CodeGen] Make branch funnels pass the machine verifierFrancis Visoiu Mistrih2019-07-031-1/+1
* [SelectionDAG] Propagate alias metadata to target intrinsic nodesJames Molloy2019-07-031-4/+6
* [SelectionDAG] Do minnum->minimum at legalization time instead of building timeBenjamin Kramer2019-07-011-16/+6
* CodeGen: Introduce a class for registersMatt Arsenault2019-06-241-1/+1
* Rename ExpandISelPseudo->FinalizeISel, delay register reservationMatt Arsenault2019-06-191-1/+1
* Change semantics of fadd/fmul vector reductions.Sander de Smalen2019-06-111-8/+10
* [FastISel] Skip creating unnecessary vregs for argumentsFrancis Visoiu Mistrih2019-06-101-3/+2
* Factor out SelectionDAG's switch analysis and lowering into a separate compon...Amara Emerson2019-06-081-503/+29
* Allow target to handle STRICT floating-point nodesUlrich Weigand2019-06-051-0/+7
* IR: make getParamByValType Just Work. NFC.Tim Northover2019-06-051-2/+1
* [SelectionDAG][FIX] Allow "returned" arguments to be bit-castedJohannes Doerfert2019-06-041-2/+5
* Reapply: IR: add optional type to 'byval' function parametersTim Northover2019-05-301-5/+13
* Revert "IR: add optional type to 'byval' function parameters"Tim Northover2019-05-291-13/+5
* IR: add optional type to 'byval' function parametersTim Northover2019-05-291-5/+13
* [CodeGen] Add lrint/llrint builtinsAdhemerval Zanella2019-05-281-1/+5
* [AMDGPU] Divergence driven ISel. Assign register class for cross block va...Alexander Timofeev2019-05-261-2/+2
* Revert r361644, "[AMDGPU] Divergence driven ISel. Assign register class for c...Peter Collingbourne2019-05-251-2/+2
* [AMDGPU] Divergence driven ISel. Assign register class for cross block values...Alexander Timofeev2019-05-241-2/+2
* CodeGen: factor out swifterror value tracking.Tim Northover2019-05-241-22/+14
* [Intrinsic] Signed Fixed Point Saturation Multiplication IntrinsicLeonard Chan2019-05-211-0/+8
* [SelectionDAG] remove redundant code; NFCISanjay Patel2019-05-211-6/+2
* [SelectionDAGBuilder] Flush PendingExports before creating INLINEASM_BR node ...Craig Topper2019-05-201-3/+11
* [Intrinsics] Merge lround.i32 and lround.i64 into a single intrinsic with ove...Craig Topper2019-05-201-6/+4
* [NFC] Refactor visitIntrinsicCall so it doesn't return a const char*Guillaume Chatelet2019-05-201-140/+144
* Revert "[NFC] Refactor visitIntrinsicCall so it doesn't return a const char*"Guillaume Chatelet2019-05-201-141/+137
* [NFC] Refactor visitIntrinsicCall so it doesn't return a const char*Guillaume Chatelet2019-05-201-137/+141
* [CodeGen] Add lround/llround builtinsAdhemerval Zanella2019-05-161-0/+16
* Add constrained fptrunc and fpext intrinsics.Kevin P. Neal2019-05-131-1/+14
* SelectionDAG: accommodate atomic floating stores.Tim Northover2019-05-101-1/+4
* Fix cppcheck operator precedence warning. NFCI.Simon Pilgrim2019-05-081-2/+2
OpenPOWER on IntegriCloud