summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
Commit message (Expand)AuthorAgeFilesLines
...
* [DAGCombiner] Add add saturation constant folding tests.Simon Pilgrim2019-01-141-2/+3
* [DAGCombiner] If add_sat(x,y) can't overflow -> add(x,y)Simon Pilgrim2019-01-131-0/+4
* Fix unused variable warning. NFCI.Simon Pilgrim2019-01-131-1/+0
* [DAGCombiner] Some very basic add/sub saturation combines.Simon Pilgrim2019-01-131-0/+64
* [DAGCombiner] fold insert_subvector of insert_subvectorSanjay Patel2019-01-121-0/+8
* [DAGCombiner] simplify code; NFCSanjay Patel2019-01-101-11/+11
* [DAGCombiner][x86] scalarize binop followed by extractelementSanjay Patel2019-01-031-5/+44
* [DAGCombiner] After performing the division by constant optimization for a DI...Craig Topper2019-01-021-2/+29
* [DAGCombiner][X86][PowerPC] Teach visitSIGN_EXTEND_INREG to fold (sext_in_reg...Craig Topper2019-01-021-2/+5
* [DAGCombiner] Add missing one use check on the shuffle in the bitcast(shuffle...Craig Topper2018-12-311-1/+1
* [DAGCombiner] limit shuffle to extend transform (PR40146)Sanjay Patel2018-12-231-4/+5
* [DAGCombiner] allow hoisting vector bitwise logic ahead of extendsSanjay Patel2018-12-231-6/+5
* [DAGCombiner] allow narrowing of add followed by truncateSanjay Patel2018-12-221-2/+1
* [DAGCombiner] simplify code leading to scalarizeExtractedVectorLoad; NFCSanjay Patel2018-12-211-6/+5
* [SelectionDAG] Always use the version of computeKnownBits that returns a valu...Simon Pilgrim2018-12-211-10/+6
* [ARM] Complete the Thumb1 shift+and->shift+shift transforms.Eli Friedman2018-12-201-1/+2
* [DAGCombiner] Fix a place that was creating a SIGN_EXTEND with an extra operand.Craig Topper2018-12-201-1/+1
* [SelectionDAG] Optional handling of UNDEF elements in matchBinaryPredicate (p...Simon Pilgrim2018-12-191-4/+4
* [TargetLowering] Fix propagation of undefs in zero extension ops (PR40091)Simon Pilgrim2018-12-191-4/+9
* [DAGCombiner] allow hoisting vector bitwise logic ahead of truncatesSanjay Patel2018-12-161-5/+2
* [SelectionDAG] Add FSHL/FSHR support to computeKnownBitsSimon Pilgrim2018-12-161-2/+4
* [DAGCombiner][X86] Prevent visitSIGN_EXTEND from returning N when (sext (setc...Craig Topper2018-12-141-15/+18
* [DAGCombiner] clean up visitEXTRACT_VECTOR_ELTSanjay Patel2018-12-141-138/+129
* [DAGCombiner] after simplifying demanded elements of vector operand of extrac...Sanjay Patel2018-12-131-1/+6
* revert rL349051: [DAGCombiner] after simplifying demanded elements of vector ...Sanjay Patel2018-12-131-6/+1
* [DAGCombiner] after simplifying demanded elements of vector operand of extrac...Sanjay Patel2018-12-131-1/+6
* [DAGCombine] Moved X86 rotate_amount % bitwidth == 0 early out to DAGCombinerSimon Pilgrim2018-12-131-0/+7
* [DAGCombiner] Remove unnecessary recursive DAGCombiner::visitINSERT_SUBVECTOR...Simon Pilgrim2018-12-101-6/+0
* [DAGCombiner] Use the result value type in visitCONCAT_VECTORSFrancis Visoiu Mistrih2018-12-101-1/+1
* [DAGCombiner] re-enable truncation of binopsSanjay Patel2018-12-081-12/+7
* [DAGCombiner] split trunc from extend in hoistLogicOpWithSameOpcodeHands; NFCSanjay Patel2018-12-071-33/+48
* [DAGCombiner] disable truncation of binops by defaultSanjay Patel2018-12-071-1/+7
* [DAGCombiner] remove explicit calls to AddToWorkList; NFCISanjay Patel2018-12-071-6/+0
* [DAGCombiner] use root SDLoc for all nodes created by logic foldSanjay Patel2018-12-071-1/+1
* [DAGCombiner] don't bother saving a SDLoc for a node that's dead; NFCISanjay Patel2018-12-061-1/+1
* [DAGCombiner] more clean up in hoistLogicOpWithSameOpcodeHands(); NFCSanjay Patel2018-12-061-41/+34
* [DAGCombiner] don't group bswap with casts in logic hoisting foldSanjay Patel2018-12-061-6/+15
* [DAGCombiner] reduce indent; NFCSanjay Patel2018-12-061-38/+31
* [DagCombiner][X86] Simplify a ConcatVectors of a scalar_to_vector with undef.Andrea Di Biagio2018-12-061-4/+12
* [DAGCombiner] don't hoist logic op if operands have other uses, part 2Sanjay Patel2018-12-061-5/+7
* [DAGCombiner] don't hoist logic op if operands have other usesSanjay Patel2018-12-061-2/+6
* [DAGCombiner] refactor function that hoists bitwise logic; NFCISanjay Patel2018-12-061-56/+65
* DAGCombiner::visitINSERT_VECTOR_ELT - pull out repeated VT.getVectorNumElemen...Simon Pilgrim2018-12-061-3/+4
* [DAGCombiner] don't try to extract a fraction of a vector binop and crash (PR...Sanjay Patel2018-12-051-10/+14
* [SelectionDAG] Initial support for FSHL/FSHR funnel shift opcodes (PR39467)Simon Pilgrim2018-12-051-0/+36
* [TargetLowering] Add SimplifyDemandedVectorElts support to EXTEND opcodesSimon Pilgrim2018-12-041-0/+6
* [DAGCombiner] narrow truncated vector binops when legalSanjay Patel2018-12-031-7/+11
* [X86] Add DAG combine to combine a v8i32->v8i16 truncate with a packuswb that...Craig Topper2018-12-031-0/+20
* [DAGCombiner] guard against an oversized shift crashSanjay Patel2018-12-021-9/+14
* [DAGCombiner] narrow truncated binopsSanjay Patel2018-11-291-0/+22
OpenPOWER on IntegriCloud