summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
Commit message (Expand)AuthorAgeFilesLines
* Add mod, copysign, abs operations to APFloat.Dale Johannesen2007-08-311-7/+9
* Make DAGCombiner's global alias analysis query more precise in the caseDan Gohman2007-08-271-2/+3
* Revise per review comments.Dale Johannesen2007-08-261-1/+1
* Add APFloat interface to ConstantFPSDNode. ChangeDale Johannesen2007-08-251-10/+6
* Fold C ? 0 : 1 to ~C or zext(~C) or trunc(~C) depending the types.Evan Cheng2007-08-181-3/+14
* Fix the alias analysis query in DAGCombiner to not add in twoDan Gohman2007-07-261-2/+2
* Don't call SimplifyVBinOp for non-vector operations, following earlier reviewDan Gohman2007-07-131-25/+49
* Fix a bug in the folding of binary operators to undef.Dan Gohman2007-07-101-4/+10
* Fix the folding of undef in several binary operators to recognizeDan Gohman2007-07-101-7/+7
* Preserve volatililty and alignment information when lowering orDan Gohman2007-07-091-9/+22
* Fix this warning:Chris Lattner2007-07-091-1/+1
* Fix several over-aggressive folds for undef nodes in dagcombine, toDan Gohman2007-07-031-51/+46
* Teach GetNegatedExpression to negate 0-B to B in UnsafeFPMath mode, andDan Gohman2007-07-021-11/+14
* Generalize MVT::ValueType and associated functions to be able to representDan Gohman2007-06-251-292/+240
* Move ComputeMaskedBits, MaskedValueIsZero, and ComputeNumSignBits fromDan Gohman2007-06-221-23/+23
* Xforms:Evan Cheng2007-06-211-0/+64
* Pass a SelectionDAG into SDNode::dump everywhere it's used, in preprationDan Gohman2007-06-191-5/+5
* Rename MVT::getVectorBaseType to MVT::getVectorElementType.Dan Gohman2007-06-141-1/+1
* tighten up recursion depth againChris Lattner2007-05-251-11/+13
* Fix a typo that caused combiner to create mal-formed pre-indexed store where ...Evan Cheng2007-05-241-6/+6
* prevent exponential recursion in isNegatibleForFreeChris Lattner2007-05-231-6/+9
* Qualify calls to getTypeForValueType with MVT:: too.Dan Gohman2007-05-181-3/+3
* Don't fold bitconvert(load) for preinc/postdec loads. Likewise stores.Dale Johannesen2007-05-161-1/+3
* Use a ptr set instead of a linear search to unique TokenFactor operands.Chris Lattner2007-05-161-10/+13
* Bug fix: should check ABI alignment, not pref. alignment.Evan Cheng2007-05-161-2/+2
* Fix an infinite recursion in GetNegatedExpression.Lauro Ramos Venancio2007-05-151-1/+1
* implement a simple fneg optimization/propagation thing. This compiles:Chris Lattner2007-05-141-7/+144
* Can't fold the bit_convert is the store is a truncating store.Evan Cheng2007-05-091-2/+2
* Forgot a check.Evan Cheng2007-05-071-1/+1
* Enable a couple of xforms:Evan Cheng2007-05-071-16/+27
* Don't create indexed load / store with zero offset!Evan Cheng2007-05-031-0/+8
* Forgot about chain result; also UNDEF cannot have multiple values.Evan Cheng2007-05-011-12/+12
* * Only turn a load to UNDEF if all of its outputs have no uses (indexed loadsEvan Cheng2007-05-011-5/+20
* PR400 phase 2. Propagate attributed load/store information through DAGs.Christopher Lamb2007-04-221-19/+51
* Revert Christopher Lamb's load/store alignment changes.Reid Spencer2007-04-211-51/+19
* add support for alignment attributes on load/store instructionsChristopher Lamb2007-04-211-19/+51
* allow SRL to simplify its operands, as it doesn't demand all bits as input.Chris Lattner2007-04-181-1/+7
* When replacing a node in SimplifyDemandedBits, if the old node used anyChris Lattner2007-04-181-1/+8
* SIGN_EXTEND_INREG does not demand its top bits. Give SimplifyDemandedBitsChris Lattner2007-04-171-1/+6
* fix an infinite loop compiling ldecod, notice by JeffC.Chris Lattner2007-04-111-1/+1
* Fix this harder.Chris Lattner2007-04-111-12/+19
* don't create shifts by zero, fix some problems with my previous patchChris Lattner2007-04-111-3/+7
* Teach the codegen to turn [aez]ext (setcc) -> selectcc of 1/0, which oftenChris Lattner2007-04-111-0/+29
* Codegen integer abs more efficiently using the trick from the PPC CWG. ThisChris Lattner2007-04-111-4/+18
* 1. Insert custom lowering hooks for ISD::ROTR and ISD::ROTL.Scott Michel2007-04-021-22/+59
* Fix incorrect combination of different loads. Reenable zext-over-truncateDale Johannesen2007-03-301-3/+1
* Disable load width reduction xform of variant (zext (truncate load x)) forEvan Cheng2007-03-291-1/+3
* SIGN_EXTEND_INREG requires one extra operand, a ValueType node.Evan Cheng2007-03-261-2/+6
* Adjust offset to compensate for big endian machines.Evan Cheng2007-03-241-7/+5
* Make sure SEXTLOAD of the specific type is supported on the target.Evan Cheng2007-03-231-0/+4
OpenPOWER on IntegriCloud