summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
Commit message (Expand)AuthorAgeFilesLines
* Work on cleaning up denormal mode handlingMatt Arsenault2019-11-191-3/+2
* DAG: Add function context to isFMAFasterThanFMulAndFAddMatt Arsenault2019-11-191-3/+3
* [SVE][CodeGen] Scalable vector MVT size queriesGraham Hunter2019-11-181-6/+8
* [DAGCombiner] Drop redundant DAG method param. NFCPaweł Bylica2019-11-141-4/+3
* [DAGCombiner] Use TLI field already available. NFCPaweł Bylica2019-11-141-3/+0
* [TargetLowering][DAGCombine][MSP430] Shift Amount Threshold in DAGCombine (4)joanlluch2019-11-131-5/+5
* [X86/Atomics] Correct a few transforms for new atomic loweringPhilip Reames2019-11-051-4/+3
* Fix PR40644: miscompile indexed FP constant storeThomas Preud'homme2019-11-051-0/+3
* [DAGCombine][MSP430] use shift amount threshold in DAGCombine (2/2)Sanjay Patel2019-11-041-36/+48
* DAG: Add DAG argument to isFPExtFoldableMatt Arsenault2019-10-311-14/+28
* DAG: Add new control for ISD::FMAD formationMatt Arsenault2019-10-311-2/+2
* [DAGCombiner] widen any_ext of popcount based on target supportSanjay Patel2019-10-281-11/+28
* [AArch64][SVE] Implement masked load intrinsicsKerry McLaughlin2019-10-281-0/+2
* [SDAG] fold insert_vector_elt with undef indexSanjay Patel2019-10-271-4/+0
* [DAGCombiner] widen zext of popcount based on target supportSanjay Patel2019-10-251-0/+12
* Fix cppcheck shadow variable warning. NFCI.Simon Pilgrim2019-10-241-6/+6
* [AArch64][SVE] Add SPLAT_VECTOR ISD NodeGraham Hunter2019-10-181-0/+7
* [DAGCombine][ARM] Enable extending masked loadsSam Parker2019-10-171-0/+39
* [X86] Make memcmp() use PTEST if possible and also enable AVX1David Zarzycki2019-10-151-1/+3
* [DAGCombiner] fold select-of-constants based on sign-bit testSanjay Patel2019-10-151-0/+43
* [DAGCombiner] fold vselect-of-constants to shiftSanjay Patel2019-10-111-0/+9
* [DAGCombiner] fold select-of-constants to shiftSanjay Patel2019-10-101-3/+12
* [DAGCombiner] reduce code duplication; NFCSanjay Patel2019-10-101-2/+4
* [DAGCombine] Match more patterns for half word bswapAmaury Sechet2019-10-101-29/+29
* Conservatively add volatility and atomic checks in a few placesPhilip Reames2019-10-091-1/+9
* [X86][AVX] Access a scalar float/double as a free extract from a broadcast lo...Simon Pilgrim2019-10-061-0/+5
* Revert [DAGCombine] Match more patterns for half word bswapSanjay Patel2019-10-061-29/+29
* [DAGCombine] Match more patterns for half word bswapAmaury Sechet2019-10-061-29/+29
* [DAGCombiner] add operation legality checks before creating shift ops (PR43542)Sanjay Patel2019-10-031-1/+6
* [DAG][X86] Convert isNegatibleForFree/GetNegatedExpression to a target hook (...Simon Pilgrim2019-10-011-276/+32
* [DAGCombiner] Clang format MatchRotate. NFCAmaury Sechet2019-09-301-4/+6
* [DAGCombiner] Update MatchRotate so that it returns an SDValue. NFCAmaury Sechet2019-09-301-22/+21
* [TargetLowering] Make allowsMemoryAccess methode virtual.Thomas Raoux2019-09-261-1/+1
* [DAGCombiner] add one-use restriction to vector transform with cheap extractSanjay Patel2019-09-251-1/+1
* Revert r372333: [DAG][X86] Convert isNegatibleForFree/GetNegatedExpression to...Ilya Biryukov2019-09-241-32/+276
* [DAG][X86] Convert isNegatibleForFree/GetNegatedExpression to a target hook (...Simon Pilgrim2019-09-191-276/+32
* [DAGCombiner] Add node to the worklist in topological order in scalarizeExtra...Amaury Sechet2019-09-191-3/+3
* [DAG] Add SelectionDAG::MaxRecursionDepth constantSimon Pilgrim2019-09-191-2/+3
* [DAGCombine][ARM][X86] (sub Carry, X) -> (addcarry (sub 0, X), 0, Carry) foldRoman Lebedev2019-09-181-0/+12
* [SDAG] Update generic code to conservatively check for isAtomic in addition t...Philip Reames2019-09-121-46/+74
* [DAGCombiner][X86] Pass the CmpOpVT to reduceSelectOfFPConstantLoads so X86 c...Craig Topper2019-09-121-1/+1
* [DAGCombine] visitFDIV - Use isCheaperToUseNegatedFPOps helper for (fdiv (fne...Simon Pilgrim2019-09-121-15/+5
* [DAGCombiner] Improve division estimation of floating points.Qiu Chaofan2019-09-121-11/+33
* [SelectionDAG] Remove ISD::FP_ROUND_INREGCraig Topper2019-09-091-18/+0
* [DAGCombiner][X86][ARM] Teach visitMULO to fold multiplies with 0 to 0 and no...Craig Topper2019-09-081-3/+19
* [Intrinsic] Add the llvm.umul.fix.sat intrinsicBjorn Pettersson2019-09-071-2/+4
* [DAGCombiner] try to form test+set out of shift+mask patternsSanjay Patel2019-09-021-0/+57
* [DAGCombiner] improve throughput of shift+logic+shiftSanjay Patel2019-09-011-0/+74
* [DAGCombiner] clean up code in visitShiftByConstant()Sanjay Patel2019-08-311-25/+20
* [DAGCombiner] Match (add X, X) as (shl X, 1) when detecting rotate.Amaury Sechet2019-08-311-4/+20
OpenPOWER on IntegriCloud