summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/ScheduleDAG.cpp
Commit message (Expand)AuthorAgeFilesLines
* [ScheduleDAGRRList] Recompute topological ordering on demand.Florian Hahn2019-04-171-0/+32
* [ScheduleDAG] Add statistics for maintaining the topological order.Florian Hahn2019-04-101-0/+8
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* ScheduleDAG: Cleanup dumping code; NFCMatthias Braun2018-09-191-56/+44
* IWYU for llvm-config.h in llvm, additions.Nico Weber2018-04-301-0/+1
* [CodeGen] Rename functions PrintReg* to printReg*Francis Visoiu Mistrih2017-11-281-1/+1
* Fix a bunch more layering of CodeGen headers that are in TargetDavid Blaikie2017-11-171-2/+2
* Target/TargetInstrInfo.h -> CodeGen/TargetInstrInfo.h to match layeringDavid Blaikie2017-11-081-1/+1
* Reverting r315590; it did not include changes for llvm-tblgen, which is causi...Aaron Ballman2017-10-151-1/+1
* [dump] Remove NDEBUG from test to enable dump methods [NFC]Don Hinton2017-10-121-1/+1
* [CodeGen] Add dependency printerEvandro Menezes2017-07-121-35/+56
* Sort the remaining #include lines in include/... and lib/....Chandler Carruth2017-06-061-3/+3
* MachineScheduler/ScheduleDAG: Add support for GetSubGraphValery Pykhtin2017-03-281-0/+81
* [CodeGen] Fix some Clang-tidy modernize and Include What You Use warnings; ot...Eugene Zelenko2017-02-221-15/+28
* ScheduleDAG: Cleanup; NFCMatthias Braun2017-02-211-184/+133
* Cleanup dump() functions.Matthias Braun2017-01-281-2/+3
* [CodeGen] Implement the SUnit::print() methodEvandro Menezes2017-01-101-9/+9
* Revert "(origin/master, origin/HEAD) MachineScheduler/ScheduleDAG: Add suppor...Matthias Braun2016-11-111-4/+0
* MachineScheduler/ScheduleDAG: Add support to skipping a node.Matthias Braun2016-11-111-0/+4
* ScheduleDAG: Identify EntrySU/ExitSU when dumping node idsMatthias Braun2016-11-111-3/+13
* ScheduleDAG: Match enum names when printing sdep kindsMatthias Braun2016-09-231-8/+8
* Use the range variant of find/find_if instead of unpacking begin/endDavid Majnemer2016-08-121-2/+1
* MachineScheduler: Add regpressure information to debug dumpMatthias Braun2015-11-061-1/+0
* Replace some uses of getSubtargetImpl with the cached versionEric Christopher2015-01-271-2/+2
* Remove the TargetMachine forwards for TargetSubtargetInfo basedEric Christopher2014-08-041-5/+4
* [Modules] Remove potential ODR violations by sinking the DEBUG_TYPEChandler Carruth2014-04-221-1/+2
* [C++11] More 'nullptr' conversion. In some cases just using a boolean check i...Craig Topper2014-04-141-1/+1
* [C++11] Replace llvm::next and llvm::prior with std::next and std::prev.Benjamin Kramer2014-03-021-2/+2
* Fix known typosAlp Toker2014-01-241-1/+1
* Use SmallVectorImpl instead of SmallVector for iterators and references to av...Craig Topper2013-07-031-5/+5
* Scheduler diagnostics. Print the register name.Andrew Trick2013-03-011-0/+2
* Instructions schedulers should report correct height/depth.Andrew Trick2013-03-011-2/+2
* Replace loop with std::find.Benjamin Kramer2013-02-161-10/+4
* MIsched: Added biasCriticalPath.Andrew Trick2013-01-241-0/+15
* Use the new script to sort the includes of every file under lib.Chandler Carruth2012-12-031-3/+3
* misched: Don't consider artificial edges weak edges.Andrew Trick2012-11-131-8/+4
* misched: Infrastructure for weak DAG edges.Andrew Trick2012-11-121-20/+58
* Release build: guard dump functions withManman Ren2012-09-111-1/+1
* Release build: guard dump functions with "ifndef NDEBUG"Manman Ren2012-09-061-0/+2
* sched: Avoid trivially redundant DAG edges. Take the one with higher latency.Andrew Trick2012-06-131-3/+20
* misched preparation: clarify ScheduleDAG and ScheduleDAGInstrs roles.Andrew Trick2012-03-071-15/+7
* misched preparation: modularize schedule printing.Andrew Trick2012-03-071-17/+0
* misched preparation: modularize schedule verification.Andrew Trick2012-03-071-9/+4
* Don't print out pointer values in SUnit::dump().Jakob Stoklund Olesen2012-02-171-5/+3
* misched: Initial code for building an MI level scheduling DAGAndrew Trick2012-01-141-1/+1
* Unweaken vtables as per http://llvm.org/docs/CodingStandards.html#ll_virtual_...David Blaikie2011-12-201-0/+2
* Make a bunch of symbols private.Benjamin Kramer2011-08-191-1/+1
* Silence a bunch (but not all) "variable written but not read" warningsDuncan Sands2011-08-121-0/+1
* - Rename TargetInstrDesc, TargetOperandInfo to MCInstrDesc and MCOperandInfo andEvan Cheng2011-06-281-1/+1
* Added -stress-sched flag in the Asserts build.Andrew Trick2011-06-151-0/+12
OpenPOWER on IntegriCloud