summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/RegisterScavenging.cpp
Commit message (Expand)AuthorAgeFilesLines
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* [RegisterScavenger] Fix debug printKarl-Johan Karlsson2018-07-301-1/+2
* Fix RegScavenger::unprocessDavid Greene2018-07-231-1/+1
* Rename DEBUG macro to LLVM_DEBUG.Nicola Zaghen2018-05-141-11/+12
* [DebugInfo] Examine all uses of isDebugValue() for debug instructions.Shiva Chen2018-05-091-4/+4
* [CodeGen] Use MachineOperand::print in the MIRPrinter for MO_Register.Francis Visoiu Mistrih2017-12-071-1/+1
* [CodeGen] Always use `printReg` to print registers in both MIR and debugFrancis Visoiu Mistrih2017-11-301-6/+6
* [CodeGen] Rename functions PrintReg* to printReg*Francis Visoiu Mistrih2017-11-281-2/+2
* Fix a bunch more layering of CodeGen headers that are in TargetDavid Blaikie2017-11-171-2/+2
* Target/TargetInstrInfo.h -> CodeGen/TargetInstrInfo.h to match layeringDavid Blaikie2017-11-081-2/+2
* Move TargetFrameLowering.h to CodeGen where it's implementedDavid Blaikie2017-11-031-1/+1
* CodeGen: Minor cleanups to use MachineInstr::getMF. NFCJustin Bogner2017-10-101-2/+2
* [CodeGen] Fix some Clang-tidy modernize and Include What You Use warnings; ot...Eugene Zelenko2017-09-131-4/+11
* RegisterScavenging: Fix PR33687Matthias Braun2017-07-071-2/+9
* LiveRegUnits: Rename accumulateBackward()->accumulate()Matthias Braun2017-07-071-1/+1
* fix trivial typos in comments; NFCHiroshi Inoue2017-07-031-1/+1
* RegisterScavenging: Followup to r305625Matthias Braun2017-06-201-41/+38
* Fixed the warning introduced by r305625 to make ubuntu-gcc7.1-werror bot green.Galina Kistanova2017-06-171-1/+1
* RegScavenging: Add scavengeRegisterBackwards()Matthias Braun2017-06-171-116/+317
* Revert "RegScavenging: Add scavengeRegisterBackwards()"Matthias Braun2017-06-161-315/+116
* RegScavenging: Add scavengeRegisterBackwards()Matthias Braun2017-06-151-116/+315
* RegisterScavenging: Add ScavengerTest passMatthias Braun2017-06-021-1/+37
* RegisterScavenging: Move scavenging logic from PEI to RegisterScavenging; NFCMatthias Braun2017-06-021-0/+88
* [RegScavenger] Rangify a loop, NFCKrzysztof Parzyszek2017-05-091-4/+3
* Move size and alignment information of regclass to TargetRegisterInfoKrzysztof Parzyszek2017-04-241-2/+2
* [CodeGen] Fix some Clang-tidy modernize and Include What You Use warnings; ot...Eugene Zelenko2017-02-211-3/+11
* CodeGen: Add/Factor out LiveRegUnits class; NFCIMatthias Braun2017-01-201-59/+8
* CodeGen: Assert that liveness is up to date when reading block live-ins.Matthias Braun2017-01-051-5/+0
* Implement LaneBitmask::any(), use it to replace !none(), NFCIKrzysztof Parzyszek2016-12-161-1/+1
* Extract LaneBitmask into a separate typeKrzysztof Parzyszek2016-12-151-1/+1
* [RegisterScavenger] Remove aliasing registers of operands from the candidate setSilviu Baranga2016-09-061-1/+2
* Revert "RegScavenging: Add scavengeRegisterBackwards()"Matthias Braun2016-08-191-164/+103
* CodeGen: Add/Factor out LiveRegUnits class; NFCIMatthias Braun2016-08-181-60/+9
* RegScavenging: Add scavengeRegisterBackwards()Matthias Braun2016-08-181-46/+158
* MachineFunction: Return reference for getFrameInfo(); NFCMatthias Braun2016-07-281-2/+2
* Revert "RegScavenging: Add scavengeRegisterBackwards()"Matthias Braun2016-07-201-159/+46
* RegScavenging: Add scavengeRegisterBackwards()Matthias Braun2016-07-191-46/+159
* RegisterScavenger: Introduce backward() mode.Matthias Braun2016-07-191-23/+84
* CodeGen: Use MachineInstr& in RegisterScavenging, NFCDuncan P. N. Exon Smith2016-07-081-16/+15
* RegisterScavenging: Code cleanup; NFCMatthias Braun2016-06-301-40/+26
* Use report_fatal_error after allKrzysztof Parzyszek2016-05-201-1/+1
* Fix error reporting in register scavenger (lack of emergency spill slot)Krzysztof Parzyszek2016-05-201-7/+4
* Correction to r270219: fix detection of invalid frame indexKrzysztof Parzyszek2016-05-201-1/+2
* Skip entries with invalid indexes in the search loop in register scavengerKrzysztof Parzyszek2016-05-201-1/+4
* When looking for a spill slot in reg scavenger, find one that matches RCKrzysztof Parzyszek2016-05-181-7/+38
* RegisterScavenger: Take a reference as enterBasicBlock() argument.Matthias Braun2016-04-061-7/+4
* TargetRegisterInfo: Add typedef unsigned LaneBitmask and use it where apropri...Matthias Braun2015-09-251-2/+2
* Save LaneMask with livein registersMatthias Braun2015-09-091-5/+8
* MachineBasicBlock: Add liveins() method returning an iterator_rangeMatthias Braun2015-08-241-3/+2
* [RegisterScavenger] Fix handling of predicated instructionsTobias Edler von Koch2015-06-091-7/+3
OpenPOWER on IntegriCloud