summaryrefslogtreecommitdiffstats
path: root/clang/lib/Basic/Targets/RISCV.cpp
Commit message (Expand)AuthorAgeFilesLines
* Revert "[RISCV] Add Clang frontend support for Bitmanip extension"Scott Egerton2020-01-151-7/+0
* [RISCV] Add Clang frontend support for Bitmanip extensionScott Egerton2020-01-141-0/+7
* [RISCV] Define __riscv_cmodel_medlow and __riscv_cmodel_medany correctlyKito Cheng2019-09-171-2/+8
* [RISCV] Correct Logic around ilp32e macrosSam Elliott2019-09-031-2/+3
* [RISCV] Add inline asm constraint A for RISC-VLewis Revill2019-08-161-0/+4
* [RISCV] Support 'f' Inline Assembly ConstraintSam Elliott2019-07-311-0/+4
* [RISCV] Add support for floating point registers in inlineasmSimon Cook2019-07-311-9/+24
* [RISCV] Hard float ABI supportAlex Bradbury2019-07-181-2/+11
* Revert "[RISCV] Hard float ABI support" r366450Alex Bradbury2019-07-181-11/+2
* [RISCV] Hard float ABI supportAlex Bradbury2019-07-181-2/+11
* [RISCV] Add inline asm constraints I, J & K for RISC-VLewis Revill2019-06-111-0/+20
* Fix typo in risc-v register aliases.Eric Christopher2019-05-071-1/+1
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* [PATCH] [RISCV] Extend getTargetDefines for RISCVTargetInfoShiva Chen2018-04-051-0/+52
* [RISCV] Add the RISCV target and compiler driverAlex Bradbury2018-01-111-0/+52
OpenPOWER on IntegriCloud