summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/test/CodeGen')
-rw-r--r--llvm/test/CodeGen/Mips/GlobalISel/instruction-select/add.mir4
-rw-r--r--llvm/test/CodeGen/Mips/GlobalISel/legalizer/add.mir4
-rw-r--r--llvm/test/CodeGen/Mips/GlobalISel/regbankselect/add.mir4
3 files changed, 0 insertions, 12 deletions
diff --git a/llvm/test/CodeGen/Mips/GlobalISel/instruction-select/add.mir b/llvm/test/CodeGen/Mips/GlobalISel/instruction-select/add.mir
index 14a1503796d..8fc3a4774ca 100644
--- a/llvm/test/CodeGen/Mips/GlobalISel/instruction-select/add.mir
+++ b/llvm/test/CodeGen/Mips/GlobalISel/instruction-select/add.mir
@@ -11,10 +11,6 @@ alignment: 2
legalized: true
regBankSelected: true
tracksRegLiveness: true
-registers:
- - { id: 0, class: gprb }
- - { id: 1, class: gprb }
- - { id: 2, class: gprb }
body: |
bb.0.entry:
liveins: $a0, $a1
diff --git a/llvm/test/CodeGen/Mips/GlobalISel/legalizer/add.mir b/llvm/test/CodeGen/Mips/GlobalISel/legalizer/add.mir
index d87a97d9a6f..1a91f3ff05d 100644
--- a/llvm/test/CodeGen/Mips/GlobalISel/legalizer/add.mir
+++ b/llvm/test/CodeGen/Mips/GlobalISel/legalizer/add.mir
@@ -10,10 +10,6 @@ name: add_i32
alignment: 2
legalized: true
tracksRegLiveness: true
-registers:
- - { id: 0, class: _ }
- - { id: 1, class: _ }
- - { id: 2, class: _ }
body: |
bb.0.entry:
liveins: $a0, $a1
diff --git a/llvm/test/CodeGen/Mips/GlobalISel/regbankselect/add.mir b/llvm/test/CodeGen/Mips/GlobalISel/regbankselect/add.mir
index b7b122ac071..37bfba1b1e9 100644
--- a/llvm/test/CodeGen/Mips/GlobalISel/regbankselect/add.mir
+++ b/llvm/test/CodeGen/Mips/GlobalISel/regbankselect/add.mir
@@ -10,10 +10,6 @@ name: add_i32
alignment: 2
legalized: true
tracksRegLiveness: true
-registers:
- - { id: 0, class: _ }
- - { id: 1, class: _ }
- - { id: 2, class: _ }
body: |
bb.0.entry:
liveins: $a0, $a1
OpenPOWER on IntegriCloud