summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/AArch64/GlobalISel/select-trunc.mir
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/test/CodeGen/AArch64/GlobalISel/select-trunc.mir')
-rw-r--r--llvm/test/CodeGen/AArch64/GlobalISel/select-trunc.mir40
1 files changed, 22 insertions, 18 deletions
diff --git a/llvm/test/CodeGen/AArch64/GlobalISel/select-trunc.mir b/llvm/test/CodeGen/AArch64/GlobalISel/select-trunc.mir
index f43a9ab34ff..1d6664402e8 100644
--- a/llvm/test/CodeGen/AArch64/GlobalISel/select-trunc.mir
+++ b/llvm/test/CodeGen/AArch64/GlobalISel/select-trunc.mir
@@ -1,3 +1,4 @@
+# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=aarch64-- -run-pass=instruction-select -verify-machineinstrs -global-isel %s -o - | FileCheck %s
--- |
@@ -9,72 +10,75 @@
...
---
-# CHECK-LABEL: name: trunc_s32_s64
name: trunc_s32_s64
legalized: true
regBankSelected: true
-# CHECK: registers:
-# CHECK-NEXT: - { id: 0, class: gpr64sp, preferred-register: '' }
-# CHECK-NEXT: - { id: 1, class: gpr32sp, preferred-register: '' }
registers:
- { id: 0, class: gpr }
- { id: 1, class: gpr }
-# CHECK: body:
-# CHECK: %1 = COPY %0.sub_32
body: |
bb.0:
liveins: %x0
+ ; CHECK-LABEL: name: trunc_s32_s64
+ ; CHECK: registers:
+ ; CHECK-NEXT: id: 0, class: gpr64sp
+ ; CHECK-NEXT: id: 1, class: gpr32sp
+ ; CHECK: [[COPY:%[0-9]+]] = COPY %x0
+ ; CHECK: [[COPY1:%[0-9]+]] = COPY [[COPY]].sub_32
+ ; CHECK: %w0 = COPY [[COPY1]]
%0(s64) = COPY %x0
%1(s32) = G_TRUNC %0
%w0 = COPY %1(s32)
...
---
-# CHECK-LABEL: name: trunc_s8_s64
name: trunc_s8_s64
legalized: true
regBankSelected: true
-# CHECK: registers:
-# CHECK-NEXT: - { id: 0, class: gpr64, preferred-register: '' }
-# CHECK-NEXT: - { id: 1, class: gpr32, preferred-register: '' }
registers:
- { id: 0, class: gpr }
- { id: 1, class: gpr }
-# CHECK: body:
-# CHECK: %1 = COPY %0.sub_32
body: |
bb.0:
liveins: %x0
+ ; CHECK-LABEL: name: trunc_s8_s64
+ ; CHECK: registers:
+ ; CHECK-NEXT: id: 0, class: gpr64
+ ; CHECK-NEXT: id: 1, class: gpr32
+ ; CHECK: [[COPY:%[0-9]+]] = COPY %x0
+ ; CHECK: [[COPY1:%[0-9]+]] = COPY [[COPY]].sub_32
+ ; CHECK: %w0 = COPY [[COPY1]]
%0(s64) = COPY %x0
%1(s8) = G_TRUNC %0
%w0 = COPY %1(s8)
...
---
-# CHECK-LABEL: name: trunc_s1_s32
name: trunc_s1_s32
legalized: true
regBankSelected: true
-# CHECK: registers:
-# CHECK-NEXT: - { id: 0, class: gpr32, preferred-register: '' }
-# CHECK-NEXT: - { id: 1, class: gpr32, preferred-register: '' }
registers:
- { id: 0, class: gpr }
- { id: 1, class: gpr }
-# CHECK: body:
-# CHECK: %1 = COPY %0
body: |
bb.0:
liveins: %w0
+ ; CHECK-LABEL: name: trunc_s1_s32
+ ; CHECK: registers:
+ ; CHECK-NEXT: id: 0, class: gpr32
+ ; CHECK-NEXT: id: 1, class: gpr32
+ ; CHECK: [[COPY:%[0-9]+]] = COPY %w0
+ ; CHECK: [[COPY1:%[0-9]+]] = COPY [[COPY]]
+ ; CHECK: %w0 = COPY [[COPY1]]
%0(s32) = COPY %w0
%1(s1) = G_TRUNC %0
%w0 = COPY %1(s1)
OpenPOWER on IntegriCloud