summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/X86/X86RegisterBankInfo.cpp
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/lib/Target/X86/X86RegisterBankInfo.cpp')
-rw-r--r--llvm/lib/Target/X86/X86RegisterBankInfo.cpp5
1 files changed, 2 insertions, 3 deletions
diff --git a/llvm/lib/Target/X86/X86RegisterBankInfo.cpp b/llvm/lib/Target/X86/X86RegisterBankInfo.cpp
index fd9f62480c5..c06e4baa3b7 100644
--- a/llvm/lib/Target/X86/X86RegisterBankInfo.cpp
+++ b/llvm/lib/Target/X86/X86RegisterBankInfo.cpp
@@ -72,8 +72,7 @@ X86RegisterBankInfo::getOperandsMapping(const MachineInstr &MI, bool isFP) {
unsigned NumOperands = MI.getNumOperands();
LLT Ty = MRI.getType(MI.getOperand(0).getReg());
- if (NumOperands != 3 ||
- (Ty != MRI.getType(MI.getOperand(1).getReg())) ||
+ if (NumOperands != 3 || (Ty != MRI.getType(MI.getOperand(1).getReg())) ||
(Ty != MRI.getType(MI.getOperand(2).getReg())))
llvm_unreachable("Unsupported operand maping yet.");
@@ -106,7 +105,7 @@ X86RegisterBankInfo::getOperandsMapping(const MachineInstr &MI, bool isFP) {
ValMapIdx = VMI_3OpsFp64Idx;
break;
default:
- llvm_unreachable("Unsupported register size.");
+ llvm_unreachable("Unsupported register size.");
}
}
} else {
OpenPOWER on IntegriCloud