summaryrefslogtreecommitdiffstats
path: root/llvm/utils/TableGen/X86RecognizableInstr.cpp
diff options
context:
space:
mode:
authorSean Callanan <scallanan@apple.com>2010-02-24 02:56:25 +0000
committerSean Callanan <scallanan@apple.com>2010-02-24 02:56:25 +0000
commit69c0226ba833ae2ebd4b64ada931f0afa930cda4 (patch)
treebb243f2a94c2d682c1d3e130146df3c65b1effd4 /llvm/utils/TableGen/X86RecognizableInstr.cpp
parent4e5f30cae5d708303bee7499885b8fe4ed3e83ae (diff)
downloadbcm5719-llvm-69c0226ba833ae2ebd4b64ada931f0afa930cda4.tar.gz
bcm5719-llvm-69c0226ba833ae2ebd4b64ada931f0afa930cda4.zip
Changed the table generator so that the X86
disassembler never recognizes InitReg instructions. llvm-svn: 97017
Diffstat (limited to 'llvm/utils/TableGen/X86RecognizableInstr.cpp')
-rw-r--r--llvm/utils/TableGen/X86RecognizableInstr.cpp7
1 files changed, 4 insertions, 3 deletions
diff --git a/llvm/utils/TableGen/X86RecognizableInstr.cpp b/llvm/utils/TableGen/X86RecognizableInstr.cpp
index 3843e56d985..ea78d4193ea 100644
--- a/llvm/utils/TableGen/X86RecognizableInstr.cpp
+++ b/llvm/utils/TableGen/X86RecognizableInstr.cpp
@@ -282,6 +282,10 @@ RecognizableInstr::filter_ret RecognizableInstr::filter() const {
IsCodeGenOnly)
return FILTER_STRONG;
+ if (Form == X86Local::MRMInitReg)
+ return FILTER_STRONG;
+
+
// Filter out instructions with a LOCK prefix;
// prefer forms that do not have the prefix
if (HasLockPrefix)
@@ -353,9 +357,6 @@ RecognizableInstr::filter_ret RecognizableInstr::filter() const {
if (AsmString.find("subreg") != AsmString.npos)
return FILTER_STRONG;
- assert(Form != X86Local::MRMInitReg &&
- "FORMAT_MRMINITREG instruction not skipped");
-
if (HasFROperands && Name.find("MOV") != Name.npos &&
((Name.find("2") != Name.npos && Name.find("32") == Name.npos) ||
(Name.find("to") != Name.npos)))
OpenPOWER on IntegriCloud