diff options
author | Zachary Turner <zturner@google.com> | 2017-05-29 02:19:37 +0000 |
---|---|---|
committer | Zachary Turner <zturner@google.com> | 2017-05-29 02:19:37 +0000 |
commit | df1832cf866f133a4b74818425de2bb531f0d725 (patch) | |
tree | 77d161967a35c304818e6364da27f18397330269 /llvm/utils/TableGen/TableGen.cpp | |
parent | 5b199be769ae68a6944a1293ead7c4ddca25f109 (diff) | |
download | bcm5719-llvm-df1832cf866f133a4b74818425de2bb531f0d725.tar.gz bcm5719-llvm-df1832cf866f133a4b74818425de2bb531f0d725.zip |
Resubmit "[X86] Adding new LLVM TableGen backend that generates the X86 backend memory folding tables."
This was reverted due to buildbot breakages and I was not familiar
with this code to investigate it. But while trying to get a
useful backtrace for the author, it turns out the fix was very
obvious. Resubmitting this patch as is, and will submit the
fix in a followup so that the fix is not hidden in the larger
CL.
llvm-svn: 304122
Diffstat (limited to 'llvm/utils/TableGen/TableGen.cpp')
-rw-r--r-- | llvm/utils/TableGen/TableGen.cpp | 6 |
1 files changed, 6 insertions, 0 deletions
diff --git a/llvm/utils/TableGen/TableGen.cpp b/llvm/utils/TableGen/TableGen.cpp index 00d20f1df6c..329ce348727 100644 --- a/llvm/utils/TableGen/TableGen.cpp +++ b/llvm/utils/TableGen/TableGen.cpp @@ -46,6 +46,7 @@ enum ActionType { GenAttributes, GenSearchableTables, GenGlobalISel, + GenX86FoldTables, GenX86EVEX2VEXTables, GenRegisterBank, }; @@ -97,6 +98,8 @@ namespace { "Generate generic binary-searchable table"), clEnumValN(GenGlobalISel, "gen-global-isel", "Generate GlobalISel selector"), + clEnumValN(GenX86FoldTables, "gen-x86-fold-tables", + "Generate X86 fold tables"), clEnumValN(GenX86EVEX2VEXTables, "gen-x86-EVEX2VEX-tables", "Generate X86 EVEX to VEX compress tables"), clEnumValN(GenRegisterBank, "gen-register-bank", @@ -190,6 +193,9 @@ bool LLVMTableGenMain(raw_ostream &OS, RecordKeeper &Records) { case GenGlobalISel: EmitGlobalISel(Records, OS); break; + case GenX86FoldTables: + EmitX86FoldTables(Records, OS); + break; case GenRegisterBank: EmitRegisterBank(Records, OS); break; |