summaryrefslogtreecommitdiffstats
path: root/llvm/utils/TableGen/TGParser.cpp
diff options
context:
space:
mode:
authorChris Lattner <sabre@nondot.org>2010-10-31 19:22:57 +0000
committerChris Lattner <sabre@nondot.org>2010-10-31 19:22:57 +0000
commit7ff334687d43991cfaf424e4c5efc454e0f90fd3 (patch)
tree7f058363bcc9d72a4065d3fc17c6f173af7ab8d1 /llvm/utils/TableGen/TGParser.cpp
parent9492c17baf77cf210805864388097f3c9fd5afb7 (diff)
downloadbcm5719-llvm-7ff334687d43991cfaf424e4c5efc454e0f90fd3.tar.gz
bcm5719-llvm-7ff334687d43991cfaf424e4c5efc454e0f90fd3.zip
fix the !eq operator in tblgen to return a bit instead of an int.
Use this to make the X86 and ARM targets set isCodeGenOnly=1 automatically for their instructions that have Format=Pseudo, resolving a hack in tblgen. llvm-svn: 117862
Diffstat (limited to 'llvm/utils/TableGen/TGParser.cpp')
-rw-r--r--llvm/utils/TableGen/TGParser.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/utils/TableGen/TGParser.cpp b/llvm/utils/TableGen/TGParser.cpp
index 1f4b07b4bda..7bd2fbcd930 100644
--- a/llvm/utils/TableGen/TGParser.cpp
+++ b/llvm/utils/TableGen/TGParser.cpp
@@ -812,7 +812,7 @@ Init *TGParser::ParseOperation(Record *CurRec) {
case tgtok::XSRA: Code = BinOpInit::SRA; Type = new IntRecTy(); break;
case tgtok::XSRL: Code = BinOpInit::SRL; Type = new IntRecTy(); break;
case tgtok::XSHL: Code = BinOpInit::SHL; Type = new IntRecTy(); break;
- case tgtok::XEq: Code = BinOpInit::EQ; Type = new IntRecTy(); break;
+ case tgtok::XEq: Code = BinOpInit::EQ; Type = new BitRecTy(); break;
case tgtok::XStrConcat:
Code = BinOpInit::STRCONCAT;
Type = new StringRecTy();
OpenPOWER on IntegriCloud