summaryrefslogtreecommitdiffstats
path: root/llvm/test
diff options
context:
space:
mode:
authorZoran Jovanovic <zoran.jovanovic@imgtec.com>2015-04-29 16:22:46 +0000
committerZoran Jovanovic <zoran.jovanovic@imgtec.com>2015-04-29 16:22:46 +0000
commitcca29e8f6e75745a11ea65ac0b113c0a450d7481 (patch)
tree33715cc665c088de35d69c3c3ddf52dc18f3daa6 /llvm/test
parente5f4492e30cce5abb21755eebb3526f380197449 (diff)
downloadbcm5719-llvm-cca29e8f6e75745a11ea65ac0b113c0a450d7481.tar.gz
bcm5719-llvm-cca29e8f6e75745a11ea65ac0b113c0a450d7481.zip
[mips][microMIPSr6] Implement SUB and SUBU instructions
Differential Revision: http://reviews.llvm.org/D8764 llvm-svn: 236118
Diffstat (limited to 'llvm/test')
-rw-r--r--llvm/test/MC/Disassembler/Mips/micromips32r6.txt5
-rw-r--r--llvm/test/MC/Mips/micromips32r6/valid.s3
2 files changed, 8 insertions, 0 deletions
diff --git a/llvm/test/MC/Disassembler/Mips/micromips32r6.txt b/llvm/test/MC/Disassembler/Mips/micromips32r6.txt
index bb5fd9bf18a..36bbce2d820 100644
--- a/llvm/test/MC/Disassembler/Mips/micromips32r6.txt
+++ b/llvm/test/MC/Disassembler/Mips/micromips32r6.txt
@@ -20,3 +20,8 @@
# CHECK: pref 1, 8($5)
0x60 0x25 0x20 0x08
+
+0x00 0xa4 0x19 0x90 # CHECK: sub $3, $4, $5
+
+0x00 0xa4 0x19 0xd0 # CHECK: subu $3, $4, $5
+
diff --git a/llvm/test/MC/Mips/micromips32r6/valid.s b/llvm/test/MC/Mips/micromips32r6/valid.s
index 94d777af169..e1c2edfa132 100644
--- a/llvm/test/MC/Mips/micromips32r6/valid.s
+++ b/llvm/test/MC/Mips/micromips32r6/valid.s
@@ -9,3 +9,6 @@
bitswap $4, $2 # CHECK: bitswap $4, $2 # encoding: [0x00,0x44,0x0b,0x3c]
cache 1, 8($5) # CHECK: cache 1, 8($5) # encoding: [0x20,0x25,0x60,0x08]
pref 1, 8($5) # CHECK: pref 1, 8($5) # encoding: [0x60,0x25,0x20,0x08]
+ sub $3, $4, $5 # CHECK: sub $3, $4, $5 # encoding: [0x00,0xa4,0x19,0x90]
+ subu $3, $4, $5 # CHECK: subu $3, $4, $5 # encoding: [0x00,0xa4,0x19,0xd0]
+
OpenPOWER on IntegriCloud