summaryrefslogtreecommitdiffstats
path: root/llvm/test/MC/Disassembler/ARM/thumb-vmrs_vmsr.txt
diff options
context:
space:
mode:
authorTim Northover <tnorthover@apple.com>2017-08-08 17:16:46 +0000
committerTim Northover <tnorthover@apple.com>2017-08-08 17:16:46 +0000
commitf370f2e3c668c95969a10abcd66dec76b028cd1a (patch)
tree41365bca28d686b8a8aa2c2963f18fa8243d2eb1 /llvm/test/MC/Disassembler/ARM/thumb-vmrs_vmsr.txt
parent6c14b84404deb6744b8aad61ddf651e04138bf42 (diff)
downloadbcm5719-llvm-f370f2e3c668c95969a10abcd66dec76b028cd1a.tar.gz
bcm5719-llvm-f370f2e3c668c95969a10abcd66dec76b028cd1a.zip
Revert "[ARM] Fix assembly and disassembly for VMRS/VMSR"
This reverts r310243. Only MVFR2 is actually restricted to v8 and it'll be a little while before we can get a proper fix together. Better that we allow incorrect code than reject correct in the meantime. llvm-svn: 310384
Diffstat (limited to 'llvm/test/MC/Disassembler/ARM/thumb-vmrs_vmsr.txt')
-rw-r--r--llvm/test/MC/Disassembler/ARM/thumb-vmrs_vmsr.txt123
1 files changed, 0 insertions, 123 deletions
diff --git a/llvm/test/MC/Disassembler/ARM/thumb-vmrs_vmsr.txt b/llvm/test/MC/Disassembler/ARM/thumb-vmrs_vmsr.txt
deleted file mode 100644
index 75d9a0f8d96..00000000000
--- a/llvm/test/MC/Disassembler/ARM/thumb-vmrs_vmsr.txt
+++ /dev/null
@@ -1,123 +0,0 @@
-# RUN: not llvm-mc -disassemble -triple=thumbv7a-arm-none-eabi -mattr=+vfp2 -show-encoding < %s 2>%t \
-# RUN: | FileCheck --check-prefix=CHECK-V7A %s
-# RUN: FileCheck --check-prefix=ERROR-V7A < %t %s
-# RUN: not llvm-mc -disassemble -triple=thumbv7m-arm-none-eabi -mattr=+vfp2 -show-encoding < %s 2>%t \
-# RUN: | FileCheck --check-prefix=CHECK-V7M %s
-# RUN: FileCheck --check-prefix=ERROR-V7M < %t %s
-# RUN: llvm-mc -disassemble -triple=thumbv8a-arm-none-eabi -mattr=+vfp2 -show-encoding < %s 2>%t \
-# RUN: | FileCheck --check-prefix=CHECK-V8A %s
-# RUN: FileCheck --check-prefix=ERROR-V8A < %t %s
-# RUN: not llvm-mc -disassemble -triple=thumbv8m.main-arm-none-eabi -mattr=+vfp2 -show-encoding < %s 2>%t \
-# RUN: | FileCheck --check-prefix=CHECK-V8M %s
-# RUN: FileCheck --check-prefix=ERROR-V8M < %t %s
-# RUN: not llvm-mc -disassemble -triple=thumbv7m-arm-none-eabi -show-encoding < %s 2>%t
-# RUN: FileCheck --check-prefix=ERROR-NOVFP < %t %s
-
- [0xf1,0xee,0x10,0xfa]
- [0xf1,0xee,0x10,0xfa]
- [0xf1,0xee,0x10,0xfa]
- [0xf1,0xee,0x10,0xaa]
- [0xf0,0xee,0x10,0x2a]
- [0xf0,0xee,0x10,0x3a]
- [0xf7,0xee,0x10,0x4a]
- [0xf6,0xee,0x10,0x5a]
- [0xf5,0xee,0x10,0x6a]
- [0xf1,0xee,0x10,0xda]
-
-# CHECK-V7A: vmrs APSR_nzcv, fpscr @ encoding: [0xf1,0xee,0x10,0xfa]
-# CHECK-V7A: vmrs APSR_nzcv, fpscr @ encoding: [0xf1,0xee,0x10,0xfa]
-# CHECK-V7A: vmrs APSR_nzcv, fpscr @ encoding: [0xf1,0xee,0x10,0xfa]
-# CHECK-V7A: vmrs r10, fpscr @ encoding: [0xf1,0xee,0x10,0xaa]
-# ERROR-V7A: invalid instruction encoding
-# ERROR-V7A: invalid instruction encoding
-# ERROR-V7A: invalid instruction encoding
-# ERROR-V7A: invalid instruction encoding
-# ERROR-V7A: invalid instruction encoding
-# ERROR-V7A: potentially undefined instruction encoding
-
-# CHECK-V7M: vmrs APSR_nzcv, fpscr @ encoding: [0xf1,0xee,0x10,0xfa]
-# CHECK-V7M: vmrs APSR_nzcv, fpscr @ encoding: [0xf1,0xee,0x10,0xfa]
-# CHECK-V7M: vmrs APSR_nzcv, fpscr @ encoding: [0xf1,0xee,0x10,0xfa]
-# CHECK-V7M: vmrs r10, fpscr @ encoding: [0xf1,0xee,0x10,0xaa]
-# ERROR-V7M: invalid instruction encoding
-# ERROR-V7M: invalid instruction encoding
-# ERROR-V7M: invalid instruction encoding
-# ERROR-V7M: invalid instruction encoding
-# ERROR-V7M: invalid instruction encoding
-# ERROR-V7M: potentially undefined instruction encoding
-
-# CHECK-V8A: vmrs APSR_nzcv, fpscr @ encoding: [0xf1,0xee,0x10,0xfa]
-# CHECK-V8A: vmrs APSR_nzcv, fpscr @ encoding: [0xf1,0xee,0x10,0xfa]
-# CHECK-V8A: vmrs APSR_nzcv, fpscr @ encoding: [0xf1,0xee,0x10,0xfa]
-# CHECK-V8A: vmrs r10, fpscr @ encoding: [0xf1,0xee,0x10,0xaa]
-# CHECK-V8A: vmrs r2, fpsid @ encoding: [0xf0,0xee,0x10,0x2a]
-# CHECK-V8A: vmrs r3, fpsid @ encoding: [0xf0,0xee,0x10,0x3a]
-# CHECK-V8A: vmrs r4, mvfr0 @ encoding: [0xf7,0xee,0x10,0x4a]
-# CHECK-V8A: vmrs r5, mvfr1 @ encoding: [0xf6,0xee,0x10,0x5a]
-# CHECK-V8A: vmrs r6, mvfr2 @ encoding: [0xf5,0xee,0x10,0x6a]
-# CHECK-V8A: vmrs sp, fpscr @ encoding: [0xf1,0xee,0x10,0xda]
-
-# CHECK-V8M: vmrs APSR_nzcv, fpscr @ encoding: [0xf1,0xee,0x10,0xfa]
-# CHECK-V8M: vmrs APSR_nzcv, fpscr @ encoding: [0xf1,0xee,0x10,0xfa]
-# CHECK-V8M: vmrs APSR_nzcv, fpscr @ encoding: [0xf1,0xee,0x10,0xfa]
-# CHECK-V8M: vmrs r10, fpscr @ encoding: [0xf1,0xee,0x10,0xaa]
-# ERROR-V8M: invalid instruction encoding
-# ERROR-V8M: invalid instruction encoding
-# ERROR-V8M: invalid instruction encoding
-# ERROR-V8M: invalid instruction encoding
-# ERROR-V8M: invalid instruction encoding
-# ERROR-V8M: potentially undefined instruction encoding
-
-# ERROR-NOVFP: invalid instruction encoding
-# ERROR-NOVFP: invalid instruction encoding
-# ERROR-NOVFP: invalid instruction encoding
-# ERROR-NOVFP: invalid instruction encoding
-# ERROR-NOVFP: invalid instruction encoding
-# ERROR-NOVFP: invalid instruction encoding
-# ERROR-NOVFP: invalid instruction encoding
-# ERROR-NOVFP: invalid instruction encoding
-# ERROR-NOVFP: invalid instruction encoding
-# ERROR-NOVFP: invalid instruction encoding
-
-[0xe1,0xee,0x10,0xfa]
-[0xe1,0xee,0x10,0x0a]
-[0xe8,0xee,0x10,0x1a]
-[0xe0,0xee,0x10,0x2a]
-[0xe1,0xee,0x10,0xaa]
-[0xe1,0xee,0x10,0xda]
-
-# ERROR-V7A: potentially undefined instruction encoding
-# CHECK-V7A: vmsr fpscr, r0 @ encoding: [0xe1,0xee,0x10,0x0a]
-# ERROR-V7A: invalid instruction encoding
-# ERROR-V7A: invalid instruction encoding
-# CHECK-V7A: vmsr fpscr, r10 @ encoding: [0xe1,0xee,0x10,0xaa]
-# ERROR-V7A: potentially undefined instruction encoding
-
-# ERROR-V7M: potentially undefined instruction encoding
-# CHECK-V7M: vmsr fpscr, r0 @ encoding: [0xe1,0xee,0x10,0x0a]
-# ERROR-V7M: invalid instruction encoding
-# ERROR-V7M: invalid instruction encoding
-# CHECK-V7M: vmsr fpscr, r10 @ encoding: [0xe1,0xee,0x10,0xaa]
-# ERROR-V7M: potentially undefined instruction encoding
-
-# ERROR-V8A: potentially undefined instruction encoding
-# CHECK-V8A: vmsr fpscr, r0 @ encoding: [0xe1,0xee,0x10,0x0a]
-# CHECK-V8A: vmsr fpexc, r1 @ encoding: [0xe8,0xee,0x10,0x1a]
-# CHECK-V8A: vmsr fpsid, r2 @ encoding: [0xe0,0xee,0x10,0x2a]
-# CHECK-V8A: vmsr fpscr, r10 @ encoding: [0xe1,0xee,0x10,0xaa]
-# CHECK-V8A: vmsr fpscr, sp @ encoding: [0xe1,0xee,0x10,0xda]
-
-# ERROR-V8M: potentially undefined instruction encoding
-# CHECK-V8M: vmsr fpscr, r0 @ encoding: [0xe1,0xee,0x10,0x0a]
-# ERROR-V8M: invalid instruction encoding
-# ERROR-V8M: invalid instruction encoding
-# CHECK-V8M: vmsr fpscr, r10 @ encoding: [0xe1,0xee,0x10,0xaa]
-# ERROR-V8M: potentially undefined instruction encoding
-
-# ERROR-NOVFP: invalid instruction encoding
-# ERROR-NOVFP: invalid instruction encoding
-# ERROR-NOVFP: invalid instruction encoding
-# ERROR-NOVFP: invalid instruction encoding
-# ERROR-NOVFP: invalid instruction encoding
-# ERROR-NOVFP: invalid instruction encoding
-
OpenPOWER on IntegriCloud